GENERAL SUPPORT MAINTENANCE MANUAL

MULTIPLEXER SETS AN/FCC-98(V)1 (NSN 5820-01-072-0560) AND AN/FCC-98(V)1X (NSN 5820-01-086-6217)

This copy is a reprint which includes current pages from Changes 1 through 3.

DEPARTMENTS OF THE ARMY, THE NAVY, AND THE AIR FORCE

8 JULY 1981

DEPARTMENTS OF THE ARMY, THE NAVY, AND THE AIR FORCE Washington, DC, 15 May 1992

General Support Maintenance Manual MULTIPLEXER SETS AN/FCC-98(V)1 (NSN 5805-01-072-0560) (EIC: LFZ) and AN/FCC-98(V)1 X (NSN 5805-01-086-6217) (EIC: LFO)

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2, dated 8 July 1981, is changed as follows:

1. Remove old pages and insert new pages as indicated. New or changed material is indicated by a vertical bar in the margin of the page. Added or revised illustrations are indicated by a vertical bar in front of the figure caption

> i through vi 1-1 and 1-2 2-15 and 2-16 2-29 through 2-32 2-35 and 2-36 None 3-249 and 3-250 None None FO-15

i through vi 1-1 and 1-2 2-15 and 2-16 2-29 through 2-32 2-35 through 2-36.1/(2-36.2 blank) 3-70.1 through 3-70.7/(3-70.8 blank) 3-249 and 3-250 FO-3A (Sheet 3.1 of 3) FO-4A (Sheet 5.1 of 6) FO-15

Insert pages

2. File this change sheet in the front of the publication for reference purposes.

Distribution authorized to U.S. Government agencies and their contractors for official use or for administrative or operational purposes only. This determination was made on 15 June 1991. Other requests for this document will be referred to Commander, U.S. Army Communications-Electronics Command and Fort Monmouth, ATTN: AMSEL-LC-LM-LT, Fort Monmouth, New Jersey 07703-5007.

DESTRUCTION NOTICE - Destroy by any method that will prevent disclosure of contents or reconstruction of the document.

Change

No. 3

Remove pages

By Order of the Secretary of the Army:

GORDON R. SULLIVAN General, United States Army Chief of Staff

Officlal

MILTON H HAMILTON Administrative Assistant to the Secretary of the Army 01075

By Order of the Secretary of the Navy:

ROBERT AILES RearAdmiral, United States Navy Command, Space and Naval Warfare Systems Command

By Order of the Secretary of the Air Force:

LARRY D. WELSH General, United States Air Force Chief of Staff

Official:

CHARLES D. McDONALD General, United States Air Force Commander, Air Force Logistics Command

DISTRIBUTION:

To be distributed in accordance with DA Form 12-51-E, block 4644, Direct Support/General Support Maintenance requirements for TM 11-5805-711-40.

TM 11-5805-711-40 NAVELEX 0967-LP-593-4072 TO 31W2-2FCC98-2 C2

DEPARTMENTS OF THE ARMY THE NAVY, AND THE AIR FORCE Washington, DC, 15 August 1988

CHANGE

No. 2

GENERAL SUPPORT MAINTENANCE MANUAL MULTIPLEXER SETS AN /FCC-98(V)1 (NSN 5820-01-072-0560) AND AN /FCC-98(V)1X (NSN 5820-01-086-6217)

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2, 8 July 1981, is changed as follows:

1. Remove old pages and insert new pages as indicated below. New or changed material is indicated by a vertical bar in the margin of the page. Added or revised illustrations are indicated by a vertical bar in front of the figure caption.

Remove pages	Insert pages
i and ii	i and ii
1-1 and 1-2	1-1 and 1-2
3-43 through 3-48	3-43 through 3-48
3-149 through 3-152	3-149 through 3-152
3-185 and 3-186	3-185 and 3-186
A-1/(A-2 blank)	A-1/(A-2 blank)

2. File this change sheet in the front of the publication for reference purposes.

Distribution authorized to the Department of Defense and DOD contractors only for official use or for administration or operational purposes. This determination was made on 11 May 1988 Other requests for this document will be referred to Commander, US Army Communications-Electronics Command Fort Monmouth, NJ ATTN: AMSEL-LC-ME-P, Fort Monmouth, NJ 07703.5000.

DESTRUCTION NOTICE-Destroy by any method that will prevent disclosure of contents or reconstruction of the document.

By Order of the Secretaries of the Army, the Navy and the Air Force:

CARL E. VUONO General, United States Army Chief of Staff

R. L. DILWORTH Brigadier General, United States Army The Adjutant General

WILLIAM CHIAIESE Vice Admiral, United States Navy Commander, Space and Naval Warfare Systems Command

Official:

Official:

WILLIAM O. NATIONS Colonel, USAF Director of Information Management and Administration LARRY D. WELSH General, USAF Chief of Staff

DISTRIBUTION:

To be distributed in accordance with DA Form 12,51 operator, unit, and DS/GS requirements for AN/FCC-98(V),

TM 11-5805-711-40 NAVELEX 0967-LP-593-407 TO 31W2-2FCC98-2 C1

DEPARTMENTS OF THE ARMY THE NAVY, AND THE AIR FORCE WASHINGTON, DC, *17 May 1985*

General Support Maintenance Manual MULTIPLEXER SETS AN/FCC-98(V)1 (NSN 5820-01-072-0560)

AND

AN/FCC-98(V)1X (NSN 5820-01-086-6217)

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2, 8 JULY 1981, is changed as follows:

1. New or changed material is indicated by a vertical bar in the margin of the page. Added or revised illustrations are indicated by a vertical bar in front of the figure caption.

2. Remove and insert pages as indicated below:

Remove pages	Insert pages
iii through vi	.ii through vi
1-1 and 1-2	.1-1 and 1-2
2-1 and 2-2	.2-1 and 2-2
2-43 through 2-46	2-43 through 2-46
3-215 and 3-216	3-215 and 3-216
3-221 through 3-242	3-221 through 3-242
3-247 and 3-248	3-247 and 3-248
Figure FO-10 (Sheet 1 of 2)	.Figure FO-10 (Sheet 1 of 2)
Figure FO-15	Figure FO-15

3. File this change sheet in the front of the publication.

CHANGE

By Order of the Secretaries of the Army, the Navy and the Air Force:

JOHN A WICKHAM, JR. General, United States Army Chief of Staff

Official:

DONALD J. DELANDRO Brigadier General, United States Army The Adjutant General

> G.B. SCHICK, JR. Rear Admiral, United States Navy Commander, Naval Electronic Systems Command

Official:

EARL T. O'LOUGHLIN General, USAF, Commander, Air Force Logistics Command CHARLES A. GABRIEL General, USAF Chief of Staff

DISTRIBUTION:

To be distributed in accordance with DA Form 12-51A, Direct and General Support Maintenance requirements for AN/FCC-98.









SAFETY STEPS TO FOLLOW IF SOMEONE IS THE VICTIM OF ELECTRICAL SHOCK



DO NOT TRY TO PULL OR GRAB THE INDIVIDUAL



IF POSSIBLE, TURN OFF THE ELECTRICAL POWER



IF YOU CANNOT TURN OFF THE ELECTRICAL POWER, PULL, PUSH, OR LIFT THE PERSON TO SAFETY USING A DRY WOODEN POLE OR A DRY ROPE OR SOME OTHER INSULATING MATERIAL



SEND FOR HELP AS SOON AS POSSIBLE

AFTER THE INJURED PERSON IS FREE OF CONTACT WITH THE SOURCE OF ELECTRICAL SHOCK, MOVE THE PERSON A SHORT DISTANCE AWAY AND IMMEDIATELY START ARTIFICIAL RESUSCITATION

WARNING

• Adequate ventilation should be provided while using trichlorotrifluoroethane. Prolonged breathing of vapor should be avoided. The solvent should not be used near heat or open flame; the products of decomposition are toxic and irritating. Since trichlorotrifluoroethane dissolves natural oils, prolonged contact with skin should be avoided. When necessary, use gloves which the solvent cannot penetrate. If the solvent is taken internally, consult a physician immediately.

• Hazardous voltage is present inside multiplexer set even though POWER switch may be OFF. The most dangerous areas are in the vicinity of display panel assembly and rear assembly.

• This equipment weighs approximately 100 pounds. To avoid serious personal injury when lifting, a two-man lift is required. Check handles for damage before lifting.

• Compressed air shall not be used for cleaning purposes except where reduced to less than 29 pounds per square inch (psi) and then only with effective chip guarding and personnel protection equipment. Do not use compressed air to dry parts when TRICHLOROTRIFLUOROETHANE has been used. Compressed air is dangerous and can cause serious bodily harm if protective means or methods are not observed to prevent chip or particle (of whatever size) from being blown into the eyes or unbroken skin of the operator or other personnel.

TM 11-5805-711-40 NAVELEX 0967-LP-593-4070 TO 31W2-2FCC98-2

DEPARTMENTS OF THE ARMY, THE NAVY, AND THE AIR FORCE

WASHINGTON, DC, 8 July 1981

GENERAL SUPPORT MAINTENANCE MANUAL MULTIPLEXER SETS AN/FCC-98(V)1 (NSN 5820-01-072-0560) (EIC: LFZ) AND AN/FCC-98(V)1X (NSN 5820-01-086-6217) (EIC:LFO)

REPORTING ERRORS AND RECOMMENDING IMPROVEMENTS

You can help improve this manual. If you find any mistakes or if you know of a way to improve the procedures, please let us know. Mail your letter, DA Form 2028 (Recommended Changes to Publications and Blank Forms), or DA Form 2028-2 located in the back of this manual direct to Commander, U.S. Army Communications-Electronics Command and Fort Monmouth, ATTN: AMSEL-LC-LM-LT, Fort Monmouth, NJ 07703-5000.

For Air Force, submit AFTO Form 22 (Technical Order System Publication Improvement Report and Reply) in accordance with paragraph 6-5, Section VI, T.O. 00-5-1. Forward direct to prime ALC/MST.

For Navy, mail comments to the Commander, Space and Naval Warfare Systems Command, ATTN: SPAWAR 8122, Washington, DC, 20363-5100.

In either case, a reply will be furnished direct to you.

TABLE OF CONTENTS

Paragraph Page

Chapter	1.	INTRODUCTION		
	2.	FUNCTIONING OF EQUIPMENT		
Section	I.	General	2-1	2-1
	II.	Data Timing Group	2-4	2-9
	Ш	VF Module	2-7	2-44
	IV.	0-20 Kb/a Data Module	2-10	2-48
	ν.	50 Kb/s Data Module	2-13	2-52
	VI.	Multirate Synchronous Data Module	2-16	2-57
	VII.	BITE Module	2-19	2-62
	VIII.	Power Supply Group	2-22	2-69
Chapter	3.	GENERAL SUPPORT MAINTENANCE		
Section	Ι.	General	3-1	3-1
	II.	Tools and Test Equipment	3-4	3-11
	III.	Troubleshooting	3-5	3-13
	IV.	Maintenance	3-21	3-205
	V.	General Support Testing	3-26	3-213
Appendix	Α.	REFERENCES		A-1
	В.	REAR ASSEMBLY WIRING DATA		B-1
Glossary .				G-1
Index				Index 1

NAVELEX 0967-LP-593-4073/Change 3 i

TECHNICAL MANUAL No. 11-5805-711-40 TECHNICAL MANUAL NAVELEX 0967-LP-593-4070 TECHNICAL ORDER No. 31W2-2FCC98-2

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

LIST OF ILLUSTRATIONS Title

2-1 Multiplexer Set ANJFCC-88(V) block diagram 2-6 2-2 2-4-bannel frame structure 2-6 3-3 S-channel frame structure 2-7 2-6 12-channel frame structure 2-7 3-6 Multiplexer set transmit section block diagram 2-11 2-7 Multiplexer set transmit section block diagram 2-11 2-7 Multiplexer set transmit section block diagram 2-12 2-9 MUX unit data formatting section block diagram 2-14 2-10 MUX unit channel countier section block diagram 2-15 2-11 DRIVER unit timing diagram 2-16 2-12 DELWUX unit block diagram 2-22 2-15 DELWUX unit block diagram 2-22 2-16 Control unit state diagram 2-22 2-17 PCD unit block diagram 2-23 2-20 Data/voice enable timing diagram 2-23 2-21 Timing diagram 12 2-24 2-22 Data/voice enable timing diagram 2-24 2-21 Data/voice enable timing diagram 2-33 2-22 Data/voice enable timing diagram 2-45	Figure	Title	Page
2-2 24-channel frame structure 2-5 3-channel frame structure 2-7 12-channel frame structure 2-8 2-4 6-channel frame structure 2-7 2-5 12-channel frame structure 2-8 2-6 Multiplexer set transmit section block diagram 2-10 2-7 12-channel frame structure 2-8 2-8 MUX unit data formatting section block diagram 2-11 2-10 MUX unit channel counter section block diagram 2-12 2-11 DRIVER unit timing section block diagram 2-13 2-12 DRIVER unit timing section block diagram 2-22 2-14 RCVR unit timing section block diagram 2-22 2-15 DEMUX unit block diagram 2-22 2-16 Control unit state diagram 2-22 2-17 DEMUX unit block diagram 2-23 2-18 A-channel frame pattern encoder 2-33 2-21 Data/voice enable timing diagram 2-24 2-20 Data/voice enable timing diagram 2-45 2-22 Ust water and decoding 2-53 2-23 Data/voice enable tim	2-1	Multiplexer Set AN/FCC-98(V) block diagram	2-2
2-3 3-channel frame structure 2-6 4 6-channel frame structure 2-7 2-5 12-channel frame structure 2-8 4 Multiplexer set transmit section block diagram 2-11 2-7 POW unit block diagram 2-11 2-7 POW unit block diagram 2-11 2-7 POW unit block diagram 2-14 2-10 POW unit block diagram 2-15 2-11 DRIVER unit tuning section block diagram 2-16 2-12 DRIVER unit tuning section block diagram 2-12 2-14 RCVR unit tencivers section block diagram 2-22 2-15 DEMUX unit block diagram 2-22 2-16 Control unit state diagram 2-24 2-17 PCO unit block diagram 2-23 2-18 2-4 2-4 2-19 2-4 2-4 2-10 DUNUX unit block diagram 2-23 2-210 Detavlock diagram 2-23 2-221 2-24 2-24 2-24 2-210 VLMux unit block diagram 2-34 2-221 VEr modul	2-2	24-channel frame structure	2-5
2-4 6-channel frame structure 2-7 12-channel frame structure 2-8 2-6 Multiplexer set transmit section block diagram 2-10 7.1 2-10 Multiplexer set transmit section block diagram 2-11 2-8 Multiplexer set transmit section block diagram 2-12 2-11 MUX multi data formatting section block diagram 2-14 2-12 DRUVER unit dupit drivers section block diagram 2-16 2-11 DRUVER unit turing section block diagram 2-12 2-12 DRUVER unit turing section block diagram 2-22 2-14 RCVR unit turing section block diagram 2-22 2-15 DEMUX unit block diagram 2-22 2-16 Control unit state diagram 2-22 2-17 Data/voice enable timing diagram 2-22 2-18 3. 6., and 12-channel partem encoder 2-33 2-17 Timing diagram of 24-channel frame pattern encoder (shown in 3-channel 2-34 2-21 Typical waveforms for 3. 6, 12-channel frame pattern encoder (shown in 3-channel 2-34 2-25 2-36 bits asynchronous data module block diagram 2-50 2-26 2-30	2-3	3-channel frame structure	2-6
2-5 12-channel frame structure 2-8 Multiplexer set transmit section block diagram 2-11 2-7 Multiplexer set transmit section block diagram 2-11 2-7 MUX unit data formatting section block diagram 2-11 2-9 MUX unit data formatting section block diagram 2-15 2-10 MUX unit data formatting section block diagram 2-16 2-11 DRN/FR unit tuming section block diagram 2-16 2-12 DRN/FR unit durpit diverse section block diagram 2-22 2-15 DEMLV unit block diagram 2-22 2-16 Control unit state diagram 2-22 2-17 PCO unit block diagram 2-22 2-18 2-4 Control unit state diagram 2-22 2-20 Data/voice enable timing diagram 2-23 2-21 Data/voice enable timing diagram 2-23 2-22 Data/voice enable timing diagram 2-24 2-24 O-22 (b/5 data module block diagram 2-45 2-25 S-12 channel operation timing diagram 2-45 2-26 S-12 (b/5 data module block diagram 2-50 2-25 Data/v	2-4	6-channel frame structure	2-7
2-40 Multiplexer set transmit section block diagram 2-10 7 Multiplexer set transmit section block diagram 2-11 2-8 PCM unit block diagram 2-12 MUX mit data formatting section block diagram 2-14 2-11 RUX mit data formatting section block diagram 2-14 2-12 DRUXER unit durp section block diagram 2-16 2-13 DERUXER unit turp section block diagram 2-12 2-14 RCVR unit turp section block diagram 2-22 2-15 DEMUX unit block diagram 2-22 2-16 Control unit state diagram 2-22 2-17 Data/voice enable timing diagram 2-22 2-18 3. 6., and 12-channel frame pattern encoder 2-33 2-21 Data/voice enable timing diagram 2-24 2-22 Typical waveforms tor 3. 6, 1.2-channel frame pattern encoder (shown in 3-channel 2-34 2-25 Subtick diagram 2-50 2-26 Subtick asymothronous data module block diagram 2-50 2-27 Subtick asymothronous data module block diagram 2-50 2-28 Multitate synchronous datamodule block diagram 2-51 <td>2-5</td> <td>12-channel frame structure</td> <td>2-8</td>	2-5	12-channel frame structure	2-8
2/1 Nutriplexer set receive section block diagram 2-11 29 PCM unit block diagram 2-14 210 MUX unit data formatting section block diagram 2-15 211 DRIVER unit timing section block diagram 2-16 212 DRIVER unit timing section block diagram 2-16 213 DRIVER unit timing section block diagram 2-16 214 RCVR unit fimines to block diagram 2-22 215 DEMLW unit block diagram 2-22 216 Control unit state diagram 2-22 217 PCD unit block diagram 2-22 218 2-4-channel firming diagram 2-23 210 Data/voice enable timing diagram 2-23 220 Data/voice enable timing diagram 2-33 221 Timing diagram of 2-4-channel frame pattern encoder 2-33 222 VF module block diagram 2-55 240 V-20 kb/s data module block diagram 2-55 225 50 kb/s data module block diagram 2-53 226 50 kb/s data module block diagram 2-61 227 Multitrate synchornous data module block diagram	2-6	Multiplexer set transmit section block diagram	2-10
2-3 PCM unit block diagram 2-12 4 MUX unit data formatting section block diagram 2-15 2-10 DRIVER unit inning section block diagram 2-16 2-11 DRIVER unit inning section block diagram 2-17 2-12 DRIVER unit inning section block diagram 2-18 2-13 RCVR unit transition section block diagram 2-20 2-14 Dotal value diagram 2-21 2-15 Dotal value diagram 2-22 2-16 CoMU unit toxic diagram 2-23 2-17 Dotal value diagram 2-23 2-20 Data/voice enable timing diagram 2-23 2-21 Data/voice enable timing diagram 2-24 2-22 Data/voice enable timing diagram 2-31 2-21 Typical waveforms for 3- 6-, 12-channel frame pattern encoder (shown in 3-channel 2-33 2-22 VEr module block diagram 2-44 2-24 V-P module block diagram 2-45 2-24 V-P module block diagram 2-45 2-25 Vert transitional encoding and decoding 2-46 2-26 Vert transitional encoding and decoding	2-7	Multiplexer set receive section block diagram	2-11
2-3 MUX bill data formatting section block diagram 2-14 2-10 MUX unit channel counter section block diagram 2-15 2-11 DRIVER unit timing section block diagram 2-16 2-12 DRIVER unit timing section block diagram 2-16 2-13 RCVR unit timing section block diagram 2-20 2-14 DEMUX unit block diagram 2-22 15 DEMUX unit block diagram 2-22 16 Control unit state diagram 2-23 2-15 D. Data/ock diagram 2-24 2-16 Control unit state diagram 2-23 2-17 D. Data/ocke analytic timing diagram 2-23 2-28 J-24-channel operation timing diagram 2-24 2-29 Data/ocke analytic timing diagram 2-34 2-29 Typedi averoforms for 3- 6- 1-2-channel frame pattern encoder 2-31 2-29 Typedi averoforms for 3- 6- 1-2-channel frame pattern encoder 2-34 2-20 So kb/s data module block diagram 2-46 2-20 Multirate synchronous data module block diagram 2-53 2-27 Multirate synchronous data module block diagram 2-56 <	2-8	PCM unit block diagram	2-12
2-10 mOx Unit Channel Coulted section Dick diagram 2-17 2-11 DRUKER unit limities section block diagram 2-16 2-12 DRUKER unit broke section block diagram 2-20 2-13 DEMUX unit block diagram 2-22 2-14 COVE funit fimities section block diagram 2-22 2-15 DEMUX unit block diagram 2-22 2-16 Control unit state diagram 2-23 2-17 Data/voice enable timing diagram 2-23 2-20 Data/voice enable timing diagram 2-24 2-21 Data/voice enable timing diagram 2-31 2-22 Data/voice enable timing diagram 2-33 2-24 Horize waveforms for 3- 6-, 12-channel frame pattern encoder (shown in 3-channel mode) 2-34 2-25 2-bit transitional encoding and decoding arm 2-55 2-26 2-bit transitional encoding and decoding arm 2-56 2-27 Multitate synchronous data module block diagram 2-56 2-28 Multitate synchronous data module block diagram 2-61 2-17 Bitte anidg section block diagram 2-63 2-28 Multitate synchronous data module block diagram <td>2-9</td> <td>MUX unit data formatting section block diagram</td> <td>2-14</td>	2-9	MUX unit data formatting section block diagram	2-14
2-12 DRIVER unit menung sertion block diagram 2-16 213 RCVR unit menung sertion block diagram 2-20 214 RCVR unit treeive section block diagram 2-22 215 DEMLW unit block diagram 2-22 216 Control unit state diagram 2-23 217 PCD unit block diagram 2-24 218 2-4-channel operation timing diagram 2-23 214 A-channel operation timing diagram 2-33 221 Timing diagram of 2-channel frame pattern encoder 2-33 222 2-bit transitional encoding and decoding 2-44 223 2-bit transitional encoding and decoding 2-55 224 0-20 Kb/s asynchronous data module block diagram 2-56 225 2-bit transitional encoding and decoding 2-56 226 2-bit transitional encoding setup diagram 2-53 227 Multirate synchronous data module block diagram 2-66 228 Multirate synchronous data module block diagram 2-66 239 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-12 239 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04	2-10	DPI//EP unit timing section block diagram	2-10
2-13 RCVR unit inceevers section block diagram 2-10 2-14 RCVR unit inceevers section block diagram 2-20 2-15 DEMLX unit block diagram 2-22 2-16 Ontrol unit state diagram 2-23 2-17 Disk diagram 2-24 2-18 3- 6- and 12-channel operation timing diagram 2-23 2-20 Datatvoice enable timing diagram 2-33 2-21 Timing diagram of 24-channel frame pattern encoder 2-33 2-22 Typical waveforms for 3- 6- 12-channel frame pattern encoder (shown in 3-channel 2-34 2-23 Vomoulle block diagram 2-45 2-24 V module block diagram 2-46 2-25 2-20 tab's data module block diagram 2-63 2-26 2-20 tab's data module block diagram 2-63 2-27 Multirate synchronous data module block diagram 2-63 2-28 BITE analog section block diagram 2-63 2-29 POWer supply group block diagram 2-63 2-20 Huitrate synchronous data module block diagram 2-63 2-29 POW unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-212 </td <td>2-11</td> <td>DRIVER unit uniting section block diagram</td> <td>2-17</td>	2-11	DRIVER unit uniting section block diagram	2-17
2-14 PCKN unit liming section block diagram 2-22 2-15 DEMKUX unit block diagram 2-24 2-16 Control unit state diagram 2-24 2-17 PCD unit block diagram 2-25 2-18 3-6-, and 12-channel operation timing diagram 2-29 2-19 24-channel operation timing diagram 2-23 2-20 Data/voice enable timing diagram 2-33 2-21 Timing diagram of 24-channel frame pattern encoder 2-34 2-22 VF module block diagram 2-44 2-23 VF module block diagram 2-45 2-24 0-20 K/s data module block diagram 2-46 2-25 VF ko/s asynchronous data module block diagram 2-53 2-26 Multirate synchronous data module block diagram 2-66 2-27 Multirate synchronous data module timing diagram 2-61 2-28 Multirate synchronous data module timing diagram 2-63 2-29 BTE analog section block diagram 2-65 2-29 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-22 3-3 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-22<	2-13	RCVR unit receivers section block diagram	2-19
2-16 Control unit state diagram 2-22 2-16 Control unit state diagram 2-24 2-17 PCD unit block diagram 2-28 2-18 3-6, and 12-channel operation timing diagram 2-29 2-20 Data/voice enable timing diagram 2-31 2-21 Dyta/voice enable timing diagram 2-33 2-22 Typical waveforms for 3-6-, 12-channel frame pattern encoder (shown in 3-channel mode) 2-34 2-23 VF module block diagram 2-34 2-24 V-0 kb/s data module block diagram 2-45 2-25 2-bit transitional encoding and decoding 2-45 2-26 2-bit transitional encoding and decoding 2-53 2-27 Multirate synchronous data module block diagram 2-53 2-28 Multirate synchronous data module block diagram 2-63 2-31 Power supply group block diagram 2-63 2-32 PCM unit transitional encoling and diagram 2-63 2-33 POW unit transit location diagram (sheet 1 of 14) PCM02 and PCM04 3-21 3-34 POW entipatis location diagram (sheet 2 of 14) PCM02 and PCM04 3-22 3-35 PCM unit patis locat	2-14	RCVR unit timing section block diagram	2-20
2-16 Control unit state diagram 2-24 2-17 PCD unit block diagram 2-25 2-18 2-4-channel operation timing diagram 2-29 2-10 Data/voice enable timing diagram 2-31 2-11 Timing diagram of 24-channel trame pattern encoder 2-33 2-22 Data/voice enable timing diagram 2-33 2-23 Typical waveforms for 3-, 6-, 12-channel frame pattern encoder (shown in 3-channel mode) 2-34 2-24 0-20 kb/s data module block diagram 2-45 2-25 50 kb/s asynchronous data module block diagram 2-63 2-26 2-00 kb/s data module block diagram 2-63 2-28 Multirate synchronous data module block diagram 2-63 2-29 BTE digital section block diagram 2-63 2-30 BTE digital section block diagram 2-63 2-31 Power supply group block diagram 2-61 2-31 Power supply group block diagram 2-70 3-11 2-70 2-70 3-12 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-21 3-33 PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04	2-15	DEMUX unit block diagram	2-22
2-17 PCD unit block diagram 2-25 2-18 3.6, and 12-channel operation timing diagram 2-29 2-20 Data/voice enable timing diagram 2-31 2-21 Tyrical waveforms for 3, 6, 12-channel frame pattern encoder 2-33 2-23 Ver module block diagram 2-44 2-24 0-20 kb/s data module block diagram 2-45 2-25 50 kb/s asynchronous data module block diagram 2-56 2-50 50 kb/s asynchronous data module block diagram 2-53 2-25 Multirate synchronous data module block diagram 2-63 2-26 Multirate synchronous data module block diagram 2-63 2-27 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-21 2-31 PSW unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-22 3-32 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-23 3-33 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-22 3-32 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-23 3-33 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-24 3-34 PCM unit parts	2-16	Control unit state diagram	2-24
218 3. 6. and 12-channel operation timing diagram 2-29 219 24-channel frame pattern encoder 2-31 211 Timing diagram 02-channel frame pattern encoder (shown in 3-channel mode) 2-33 222 VF module block diagram 2-44 2-24 0-20 kN/s data module block diagram 2-44 2-25 50 kN/s asynchronous data module block diagram 2-53 2-26 50 kN/s asynchronous data module block diagram 2-53 2-28 Multirate synchronous data module block diagram 2-63 2-29 PCM unit raubisection block diagram 2-63 2-20 PCM unit roubisehooting setup diagram 2-63 2-30 BITE analog section block diagram 2-63 2-40 PCM unit roubisehooting setup diagram 2-63 2-31 Power supply group block diagram 2-63 2-32 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-20 3-31 PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04 3-21 3-33 PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04 3-22 3-34 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-22	2-17	PCD unit block diagram	2-25
219 Data/voice enable timing diagram 2-29 220 Data/voice enable timing diagram 2-31 221 Typical waveforms for 3, 6, 12-channel frame pattern encoder (shown in 3-channel mode) 2-33 223 VF module block diagram 2-44 224 V-20 kb/s data module block diagram 2-45 225 2-bit transitional encoding and decoding 2-50 226 50 kb/s asynchronous data module block diagram 2-63 227 Multirate synchronous data module block diagram 2-63 228 Multirate synchronous data module block diagram 2-63 228 BITE analog section block diagram 2-63 230 BITE digital section block diagram 2-63 241 Use of extender boards 3-12 253 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-20 254 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-21 255 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-22 253 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-22 254 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-24	2-18	3-, 6-, and 12-channel operation timing diagram	2-29
2-20 DataVoice enable timing diagram 2-31 2-21 Timing diagram of 24-channel frame pattern encoder (shown in 3-channel mode) 2-33 2-22 VF module block diagram 2-44 2-23 VF module block diagram 2-45 2-24 0-20 kk/s data module block diagram 2-46 2-25 bit k/s asynchronous data module block diagram 2-53 2-26 So k/s asynchronous data module block diagram 2-63 2-27 Multirate synchronous data module block diagram 2-63 2-28 Multirate synchronous data module block diagram 2-63 2-31 Power supply group block diagram 2-63 2-32 PCM unit parts location block diagram 2-63 2-34 Use of extender boards 3-15 3-3 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-21 3-3 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-22 3-3 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-23 3-3 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3-24 3-3 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3-25<	2-19	24-channel operation timing diagram	2-29
2-21 Typical waveforms for 3, 6, 12-channel frame pattern encoder (shown in 3-channel mode) 2-33 2-23 VF module block diagram 2-44 2-24 V-70 kb/s data module block diagram 2-45 2-25 2-bit transitional encoding and decoding 2-50 2-26 Multirate synchronous data module block diagram 2-63 2-27 Multirate synchronous data module block diagram 2-63 2-28 Multirate synchronous data module block diagram 2-63 2-29 BTE analog section block diagram 2-63 2-30 BTE digital section block diagram 2-63 3-30 BTE digital section block diagram 2-63 3-31 POM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-20 3-32 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-21 3-3 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-23 3-3 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3-23 3-3 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3-24 3-4 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3-25 3-3 <td< td=""><td>2-20</td><td>Data/voice enable timing diagram</td><td>2-31</td></td<>	2-20	Data/voice enable timing diagram	2-31
Typical waveforms for 3, 0, 12-Chainer name patient encoder (shown in sectame) 2-34 224 0-20 kb/s data module block diagram 2-45 225 2-bit transitional encoding and decoding 2-50 226 50 kb/s asynchronous data module block diagram 2-53 227 Multirate synchronous data module block diagram 2-63 228 Multirate synchronous data module diock diagram 2-63 229 BITE analog section block diagram 2-63 230 BITE analog section block diagram 2-65 2-31 Power supply group block diagram 2-65 2-70 1 use of extender boards 3-12 2 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-20 31 POW unit parts location diagram (sheet 3 of 14) PCM02 and PCM04 3-21 33 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3-23 343 PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04 3-26 33 PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04 3-26 34 PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04 3-26 35 PCM unit parts location diagram (sheet 1 of	2-21	Timing diagram of 24-channel frame pattern encoder	2-33
2:3 VF module block diagram 2:44 2:24 0-20 kb/s data module block diagram 2:45 2:25 2:51 1:50 2:27 Multirate synchronous data module block diagram 2:53 2:27 Multirate synchronous data module block diagram 2:63 2:28 Multirate synchronous data module block diagram 2:63 2:29 Multirate synchronous data module divek diagram 2:63 2:29 BITE digital section block diagram 2:65 2:30 BITE digital section block diagram 2:65 2:31 POM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3:20 3:32 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3:22 3:3 PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04 3:22 3:3 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3:23 3:4 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3:24 3:5 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3:25 3:3 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3:26 3:5 PCM unit parts location diagram (sheet 1 of	2-22	rypical wavelonns for 5-, 6-, 12-channel frame pattern encoder (shown in 5-channel mode)	2.24
2-24 0-20 kb/s data module block diagram 2-49 2-25 10 kb/s asynchronous data module block diagram 2-50 226 50 kb/s asynchronous data module block diagram 2-53 227 Multirate synchronous data module block diagram 2-63 228 Multirate synchronous data module timing diagram 2-61 229 BITE analog section block diagram 2-63 2-30 BITE analog section block diagram 2-63 2-31 Power supply group block diagram 2-70 31 Use of extender boards 3-12 2-70 Wuit trabt solcation diagram (sheet 1 of 14) PCM02 and PCM04 3-20 31 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-21 32 PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04 3-22 33 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-23 34 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-24 33 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-22 34 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-26 35 PCM unit parts location diagram (sh	2-23	VE module block diagram	2-34
2-25 2-bit transitional encoding and decoding 2-50 2-26 50 kb/s asynchronous data module block diagram 2-53 2-27 Multirate synchronous data module block diagram 2-63 2-28 BITE digital section block diagram 2-63 2-29 BITE digital section block diagram 2-63 2-30 BITE digital section block diagram 2-63 2-31 Power supply group block diagram 2-70 3-1 Use of extender boards 2-71 3-2 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-22 3-3 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-21 3-4 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-22 3-3 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-23 3-4 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3-24 3-5 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-26 3-4 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-26 3-7 PCM unit parts location diagram (sheet 1 of 14) PCM06 3-28 3-7 PCM unit parts locatio	2-24	0-20 kb/s data module block diagram	2-49
2226 50 kb/s asynchronous data module block diagram 2-53 227 Multirate synchronous data module block diagram 2-63 228 Multirate synchronous data module timing diagram 2-63 230 BITE digital section block diagram 2-63 230 BITE digital section block diagram 2-63 231 Ditte digital section block diagram 2-63 232 PCM unit troubleshooting setup diagram 3-12 237 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-21 238 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-22 33 PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04 3-23 34 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-24 35 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-26 36 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-26 37 PCM unit parts location diagram (sheet 9 of 14) PCM02 and PCM04 3-26 38 PCM unit parts location diagram (sheet 1 of 14) PCM06 3-28 39 PCM unit parts location diagram (sheet 1 of 14) PCM06 3-30 31	2-25	2-bit transitional encoding and decoding	2-50
2-27 Multirate synchronous data module block diagram 2-59 2-28 Multirate synchronous data module timing diagram 2-61 2-29 BITE digital section block diagram 2-63 2-30 BUTE digital section block diagram 2-63 2-31 Power supply group block diagram 2-70 3-1 Use of extender boards 3-12 3-2 PCM unit troubleshooting setup diagram (sheet 1 of 14) PCM02 and PCM04 3-20 3-3 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-20 3-3 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-21 3-3 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-22 3-3 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3-23 3-3 PCM unit parts location diagram (sheet 8 of 14) PCM02 and PCM04 3-24 3-4 PCM unit parts location diagram (sheet 8 of 14) PCM02 and PCM04 3-25 3-3 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-26 3-4 PCM unit parts location diagram (sheet 1 of 14) PCM06 3-28 3-7 PCM unit parts location diagram (sheet 1 1 of 14) PCM06 3-31	2-26	50 kb/s asynchronous data module block diagram	2-53
2-29 Multirate synchronous data module timing diagram 2-61 2-9 BITE digital section block diagram 2-63 2-30 BITE digital section block diagram 2-65 2-31 Power supply group block diagram 2-70 31 Use of extender boards 3-12 32 PCM unit troubleshooting setup diagram (sheet 1 of 14) PCM02 and PCM04 3-20 33 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-21 34 PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04 3-22 35 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-23 36 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-24 37 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-25 38 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-26 39 PCM unit parts location diagram (sheet 9 of 14) PCM06 3-28 33 PCM unit parts location diagram (sheet 1 0 f 14) PCM06 3-30 34 PCM unit parts location diagram (sheet 1 0 f 14) PCM06 3-31 35 PCM unit parts location diagram (sheet 1 1 of 14) PCM06 3-32 36 <td>2-27</td> <td>Multirate synchronous data module block diagram</td> <td>2-59</td>	2-27	Multirate synchronous data module block diagram	2-59
2-29BITE analog section block diagram2-63230BITE digital section block diagram2-652-31Power supply group block diagram2-703-1Use of extender boards3-122-2PCM unit troubleshooting setup diagram3-153-3PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM043-203-4PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM043-213-3PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM043-223-3PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM043-233-3PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM043-243-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-253-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-263-4PCM unit parts location diagram (sheet 8 of 14) PCM02 and PCM043-263-7PCM unit parts location diagram (sheet 9 of 14) PCM063-273-3PCM unit parts location diagram (sheet 1 0 of 14) PCM063-283-4PCM unit parts location diagram (sheet 11 of 14) PCM063-303-3PCM unit parts location diagram (sheet 1 0 of 14) PCM063-323-3PCM unit parts location diagram (sheet 1 0 of 14) PCM063-313-4PCM unit parts location diagram (sheet 1 0 of 14) PCM063-323-3PCM unit parts location diagram (sheet 1 0 of 14) PCM063-333-4PCM unit parts location diagram (sheet 1 0 of 14) PCM063-323-5PCM unit part	2-28	Multirate synchronous data module timing diagram	2-61
2-31 Power supply group block diagram 2-70 31 Use of extender boards 3-12 32 PCM unit troubleshooting setup diagram 3-15 33 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-20 33 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-21 34 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-22 35 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-23 36 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-24 37 PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04 3-26 38 PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04 3-26 39 PCM unit parts location diagram (sheet 1 of 14) PCM06 3-27 39 PCM unit parts location diagram (sheet 1 0 of 14) PCM06 3-28 39 PCM unit parts location diagram (sheet 1 of 14) PCM06 3-31 39 PCM unit parts location diagram (sheet 1 of 3) 3-31 39 PCM unit parts location diagram (sheet 1 of 3) 3-31 39 PCM unit parts location diagram (sheet 1 of 3) 3-31 39	2-29	BITE digital agention block diagram	2-63
2-31 Power supply glob block diagram 2-70 31 Use of extender boards 3-12 32 PCM unit troubleshooting setup diagram 3-15 33 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-20 33 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-21 33 PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04 3-22 33 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-23 34 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-24 35 PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04 3-25 36 PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04 3-26 37 PCM unit parts location diagram (sheet 10 of 14) PCM02 and PCM04 3-27 38 PCM unit parts location diagram (sheet 10 of 14) PCM06 3-28 39 PCM unit parts location diagram (sheet 10 of 14) PCM06 3-31 39 PCM unit parts location diagram (sheet 11 of 14) PCM06 3-31 39 PCM unit parts location diagram (sheet 12 of 14) PCM06 3-32 39 PCM unit parts location diagram (sheet 10 of 14) PCM06 3-34 <td>2-30</td> <td>Bit E digital section block diagram</td> <td>2-05</td>	2-30	Bit E digital section block diagram	2-05
3-1 Deck Multi troubleshooting setup diagram 3-12 3-2 PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04 3-20 3-3 PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04 3-21 3-4 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-22 3-3 PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04 3-23 3-3 PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04 3-24 3-4 PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04 3-25 3-3 PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04 3-26 3-4 PCM unit parts location diagram (sheet 9 of 14) PCM02 and PCM04 3-27 3-7 PCM unit parts location diagram (sheet 1 0 of 14) PCM06 3-28 3-9 PCM unit parts location diagram (sheet 1 0 of 14) PCM06 3-30 3-9 PCM unit parts location diagram (sheet 1 1 of 14) PCM06 3-31 3-9 PCM unit parts location diagram (sheet 1 1 of 14) PCM06 3-32 3-3 PCM unit parts location diagram (sheet 1 1 of 14) PCM06 3-33 3-9 PCM unit parts location diagram (sheet 1 of 14) PCM06 3-32 3-9 PCM unit parts	2-01	Lise of extender boards	2-70
33PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM043-2033PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM043-2133PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM043-2234PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM043-2335PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM043-2436PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM043-2437PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-2637PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM043-2638PCM unit parts location diagram (sheet 8 of 14) PCM02 and PCM043-2639PCM unit parts location diagram (sheet 9 of 14) PCM063-2730PCM unit parts location diagram (sheet 11 of 14) PCM063-2839PCM unit parts location diagram (sheet 11 of 14) PCM063-3030PCM unit parts location diagram (sheet 12 of 14) PCM063-31313PCM unit parts location diagram (sheet 11 of 14) PCM063-32334PCM unit troubleshooting waveforms (sheet 1 of 3)3-34344PCM unit troubleshooting waveforms (sheet 1 of 3)3-34355PCM unit troubleshooting waveforms (sheet 2 of 3)3-37364PCM unit troubleshooting setup diagram3-36375MUX unit troubleshooting setup diagram (sheet 2 of 5) MUX023-43366MUX unit parts location diagram (sheet 2 of 5) MUX023-43376MUX unit parts location diagram (sheet	3-2	PCM unit troubleshooting setup diagram	3-15
3-3PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM043-213-3PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM043-223-3PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM043-233-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-243-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-243-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-263-3PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM043-263-3PCM unit parts location diagram (sheet 9 of 14) PCM06 and PCM043-273-3PCM unit parts location diagram (sheet 9 of 14) PCM063-283-4PCM unit parts location diagram (sheet 10 of 14) PCM063-293-3PCM unit parts location diagram (sheet 11 of 14) PCM063-303-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-4PCM unit parts location diagram (sheet 12 of 14) PCM063-333-5PCM unit trubleshooting waveforms (sheet 1 of 3)3-343-4PCM unit trubleshooting waveforms (sheet 1 of 3)3-343-5PCM unit trubleshooting waveforms (sheet 2 of 3)3-353-4PCM unit parts location diagram (sheet 2 of 5) MUX023-433-5MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX	3-3	PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04	3-20
3-3PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM043-223-3PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM043-233-3PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM043-243-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-243-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-263-3PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM043-263-3PCM unit parts location diagram (sheet 9 of 14) PCM063-273-4PCM unit parts location diagram (sheet 10 of 14) PCM063-283-3PCM unit parts location diagram (sheet 12 of 14) PCM063-303-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-4PCM unit parts location diagram (sheet 14 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-343-5MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 1 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 1 of 5) MUX02 and MUX043-453-7MUX unit parts location diagram (sheet 1 of 5) MUX02 and MUX043-463-6MUX unit par	3-3	PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04	3-21
3-3PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM043-233-3PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM043-243-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-253-3PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM043-263-3PCM unit parts location diagram (sheet 8 of 14) PCM02 and PCM043-263-3PCM unit parts location diagram (sheet 9 of 14) PCM06 and PCM043-273-3PCM unit parts location diagram (sheet 9 of 14) PCM063-283-3PCM unit parts location diagram (sheet 12 of 14) PCM063-293-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 12 of 14) PCM063-323-3PCM unit parts location diagram (sheet 14 of 14) PCM063-323-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-353-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-363-5MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 5 of 5) MUX02 and MUX043-463-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-463-7MUX unit troubleshootin	3-3	PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04	3-22
3-3PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM043-243-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-253-3PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM043-263-3PCM unit parts location diagram (sheet 9 of 14) PCM02 and PCM043-273-3PCM unit parts location diagram (sheet 10 of 14) PCM063-283-3PCM unit parts location diagram (sheet 11 of 14) PCM063-293-3PCM unit parts location diagram (sheet 11 of 14) PCM063-303-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 14 of 14) PCM063-323-4PCM unit parts location diagram (sheet 14 of 14) PCM063-323-5PCM unit troubleshooting waveforms (sheet 1 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-363-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 1 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-473-7MUX unit troubleshooting waveforms (sheet 1	3-3	PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04	3-23
3-3PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM043-253-3PCM unit parts location diagram (sheet 8 of 14) PCM02 and PCM043-263-3PCM unit parts location diagram (sheet 9 of 14) PCM063-273-3PCM unit parts location diagram (sheet 10 of 14) PCM063-283-3PCM unit parts location diagram (sheet 10 of 14) PCM063-293-3PCM unit parts location diagram (sheet 12 of 14) PCM063-303-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 13 of 14) PCM063-313-3PCM unit parts location diagram (sheet 14 of 14) PCM063-323-4PCM unit troubleshooting waveforms (sheet 1 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 1 of 3)3-353-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-363-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-473-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-453-7MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-47	3-3	PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04	3-24
3-3PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM043-263-3PCM unit parts location diagram (sheet 8 of 14) PCM063-273-3PCM unit parts location diagram (sheet 9 of 14) PCM063-283-3PCM unit parts location diagram (sheet 11 of 14) PCM063-293-3PCM unit parts location diagram (sheet 12 of 14) PCM063-303-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 13 of 14) PCM063-313-3PCM unit parts location diagram (sheet 14 of 14) PCM063-333-4PCM unit troubleshooting waveforms (sheet 1 of 3)3-343-5PCM unit troubleshooting waveforms (sheet 2 of 3)3-353-4PCM unit troubleshooting setup diagram3-363-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 2 of 5) MUX023-443-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 5 of 5) MUX02 and MUX043-443-7MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-443-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-453-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-453-7MUX unit troubleshooting waveforms (sheet 2 of 5) MUX043-463-7 <td>3-3</td> <td>PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04</td> <td>3-25</td>	3-3	PCM unit parts location diagram (sheet 6 of 14) PCM02 and PCM04	3-25
33PCM unit parts location diagram (sheet 9 of 14) PCM063-2833PCM unit parts location diagram (sheet 10 of 14) PCM063-2933PCM unit parts location diagram (sheet 11 of 14) PCM063-3033PCM unit parts location diagram (sheet 12 of 14) PCM063-3134PCM unit parts location diagram (sheet 13 of 14) PCM063-3135PCM unit parts location diagram (sheet 13 of 14) PCM063-3236PCM unit parts location diagram (sheet 14 of 14) PCM063-3237PCM unit troubleshooting waveforms (sheet 1 of 3)3-3434PCM unit troubleshooting waveforms (sheet 2 of 3)3-3535MUX unit troubleshooting setup diagram3-3736MUX unit parts location diagram (sheet 1 of 5) MUX023-4337MUX unit parts location diagram (sheet 2 of 3)3-3636MUX unit parts location diagram (sheet 1 of 5) MUX023-4336MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-4436MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-4536MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-4637MUX unit troubleshooting waveforms (sheet 1 of 4)3-4737MUX unit troubleshooting waveforms (sheet 1 of 4)3-4536MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-4637MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-4636MUX unit troubleshooting waveforms (sheet 1 of 4)3-4737MUX unit troubles	3-3 2-2	PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04	3-26
33PCM unit parts location diagram (sheet 10 of 14) PCM063-293-3PCM unit parts location diagram (sheet 12 of 14) PCM063-303-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 13 of 14) PCM063-313-3PCM unit parts location diagram (sheet 13 of 14) PCM063-323-3PCM unit parts location diagram (sheet 14 of 14) PCM063-333-4PCM unit troubleshooting waveforms (sheet 1 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-353-4PCM unit troubleshooting setup diagram3-363-5MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-453-7MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-7MUX unit parts location diagram (sheet 1 of 4)3-463-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-473-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-513-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-513-7MUX	3-3	PCM unit parts location diagram (sheet 9 of 14) PCM06	3-28
33PCM unit parts location diagram (sheet 12 of 14) PCM063-303-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 13 of 14) PCM063-323-3PCM unit parts location diagram (sheet 14 of 14) PCM063-333-4PCM unit troubleshooting waveforms (sheet 1 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-343-5MUX unit troubleshooting waveforms (sheet 3 of 3)3-363-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 1 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-443-7MUX unit parts location diagram (sheet 4 of 4)3-473-7MUX unit parts location diagram (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-513-8DRIVER unit troubleshooting waveforms (sheet 4 of 4)3-513-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-7MUX unit troubleshooting w	3-3	PCM unit parts location diagram (sheet 10 of 14) PCM06	3-29
3-3PCM unit parts location diagram (sheet 12 of 14) PCM063-313-3PCM unit parts location diagram (sheet 13 of 14) PCM063-323-3PCM unit parts location diagram (sheet 14 of 14) PCM063-333-4PCM unit troubleshooting waveforms (sheet 1 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-353-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-363-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-453-7MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-7MUX unit parts location diagram (sheet 1 of 4)3-463-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-3	PCM unit parts location diagram (sheet 11 of 14) PCM06	3-30
3-3PCM unit parts location diagram (sheet 13 of 14) PCM063-323-3PCM unit parts location diagram (sheet 14 of 14) PCM063-333-4PCM unit troubleshooting waveforms (sheet 1 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-353-4PCM unit troubleshooting waveforms (sheet 3 of 3)3-353-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 1 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 1 of 4) MUX02 and MUX043-453-7MUX unit parts location diagram (sheet 1 of 5) MUX02 and MUX043-463-7MUX unit parts location diagram (sheet 1 of 5) MUX02 and MUX043-463-7MUX unit parts location diagram (sheet 1 of 4)3-463-7MUX unit parts location diagram (sheet 1 of 4)3-473-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-3	PCM unit parts location diagram (sheet 12 of 14) PCM06	3-31
3-3PCM unit parts location diagram (sheet 14 of 14) PCM063-333-4PCM unit troubleshooting waveforms (sheet 1 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-353-4PCM unit troubleshooting waveforms (sheet 3 of 3)3-363-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-7MUX unit parts location diagram (sheet 5 of 5) MUX043-463-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-3	PCM unit parts location diagram (sheet 13 of 14) PCM06	3-32
3-4PCM unit troubleshooting waveforms (sheet 1 of 3)3-343-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-353-4PCM unit troubleshooting waveforms (sheet 3 of 3)3-363-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-7MUX unit parts location diagram (sheet 1 of 4)3-473-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-3	PCM unit parts location diagram (sheet 14 of 14) PCM06	3-33
3-4PCM unit troubleshooting waveforms (sheet 2 of 3)3-353-4PCM unit troubleshooting waveforms (sheet 3 of 3)3-363-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-7MUX unit parts location diagram (sheet 5 of 5) MUX043-463-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-4	PCM unit troubleshooting waveforms (sheet 1 of 3)	3-34
3-4PCM unit troubleshooting waveforms (sheet 3 of 3)3-363-5MUX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX023-433-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-6MUX unit parts location diagram (sheet 5 of 5) MUX02 and MUX043-463-7MUX unit parts location diagram (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-4	PCM unit troubleshooting waveforms (sheet 2 of 3)	3-35
3-5MOX unit troubleshooting setup diagram3-373-6MUX unit parts location diagram (sheet 1 of 5) MUX02 and MUX043-433-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 5 of 5) MUX02 and MUX043-463-7MUX unit parts location diagram (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-4	MUX unit troubleshooting waveforms (sheet 3 of 3)	3-30
3-6MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX043-443-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-6MUX unit parts location diagram (sheet 5 of 5) MUX02 and MUX043-463-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-6	MUX unit north location diagram (sheet 1 of 5) MUX02	3-13
3-6MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX043-453-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-6MUX unit parts location diagram (sheet 5 of 5) MUX043-473-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-6	MUX unit parts location diagram (sheet 2 of 5) MUX02 and MUX04	3-44
3-6MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX043-463-6MUX unit parts location diagram (sheet 5 of 5) MUX043-473-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-6	MUX unit parts location diagram (sheet 3 of 5) MUX02 and MUX04	3-45
3-6MUX unit parts location diagram (sheet 5 of 5) MUX043-473-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-6	MUX unit parts location diagram (sheet 4 of 5) MUX02 and MUX04	3-46
3-7MUX unit troubleshooting waveforms (sheet 1 of 4)3-483-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-6	MUX unit parts location diagram (sheet 5 of 5) MUX04	3-47
3-7MUX unit troubleshooting waveforms (sheet 2 of 4)3-493-7MUX unit troubleshooting waveforms (sheet 3 of 4)3-503-7MUX unit troubleshooting waveforms (sheet 4 of 4)3-513-8DRIVER unit troubleshooting setup diagram3-523-9DRIVER unit parts location diagram (sheet 1 of 14) DVR023-57	3-7	MUX unit troubleshooting waveforms (sheet 1 of 4)	3-48
3-7 MOX unit troubleshooting waveforms (sheet 3 of 4) 3-50 3-7 MUX unit troubleshooting waveforms (sheet 4 of 4) 3-51 3-8 DRIVER unit troubleshooting setup diagram 3-52 3-9 DRIVER unit parts location diagram (sheet 1 of 14) DVR02 3-57	3-7	MUX unit troubleshooting waveforms (sheet 2 of 4)	3-49
3-8 DRIVER unit troubleshooting setup diagram 3-52 3-9 DRIVER unit parts location diagram (sheet 1 of 14) DVR02 3-57	3-1 3-7	MUX unit troubleshooting waveforms (sheet 4 of 4)	3-5U 3-51
3-9 DRIVER unit parts location diagram (sheet 1 of 14) DVR02	3-8	DRIVER unit troubleshooting setup diagram	3-52
	3-9	DRIVER unit parts location diagram (sheet 1 of 14) DVR02	3-57

TM 11-5805-711-40/NAVELEX 0967-LP-593-4073/TO 31 W2-2FCC98-2

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
3-0	DRIV/ER unit parts location diagram (sheet 2 of 1/1) DV/R02	3-58
3-9	DRIVER unit parts location diagram (sheet 3 of 14) DVR02	3-59
3-9	DRIVER unit parts location diagram (sheet 4 of 14) DVR02	3-60
3-9	DRIVER unit parts location diagram (sheet 5 of 14) DVR02	3-61
3-9	DRIVER unit parts location diagram (sheet 6 of 14) DVR02	3-62
3-9	DRIVER unit parts location diagram (sheet 7 of 14) DVR02	3-63
3-9	DRIVER unit parts location diagram (sheet 8 of 14) DVR04	3-64
3-9	DRIVER unit parts location diagram (sheet 9 of 14) DVR04	3-65
3-9	DRIVER unit parts location diagram (sheet 10 of 14) DVR04	3-66
3-9	DRIVER unit parts location diagram (sheet 11 of 14) DVR04	3-67
3-9	DRIVER unit parts location diagram (sheet 12 of 14) DVR04	3-68
3-9	DRIVER unit parts location diagram (sheet 13 of 14) DVR04	3-69
3-9	DRIVER unit parts location diagram (sheet 14 of 14) DVR04	3-70
3-9A.	DRIVER unit (with bipolar loopback) parts location diagram (sheet 1 of 7)	3-70.1
3-9A.	DRIVER unit (with bipolar loopback) pans location diagram (sheet 2 of 7)	3-70.2
3-9A.	DRIVER unit (with bipolar loopback) parts location diagram (sheet 3 of 7)	3-70.3
3-9A.	DRIVER unit (with bipolar loopback) parts location diagram (sheet 4 of 7)	3-70.4
3-9A.	DRIVER unit (with bipolar loopback) parts location diagram (sheet 5 of 7)	3-70.5
3-9A. 3-0A	DRIVER unit (with bipolar loopback) parts location diagram (sheet 0 of 7)	3-70.0
3-37.	DRIVER unit (with bipolar loopack) parts location diagram (sheet 7 of 7)	3-70.7
3-10	DRIVER unit troubleshooting waveforms (sheet 2 of 5)	3-72
3-10	DRIVER unit troubleshooting waveforms (sheet 2 of 5)	3-73
3-10	DRIVER unit troubleshooting waveforms (sheet 4 of 5)	3-74
3-10	DRIVER unit troubleshooting waveforms (sheet 5 of 5)	3-75
3-11	RCVR unit troubleshooting setup diagram	3-76
3-12	RCVR unit parts location diagram (sheet 1 of 10) RVR02 and RVR04	3-83
3-12	RCVR unit parts location diagram (sheet 2 of 10) RVR02 and RVR04	3-84
3-12	RCVR unit parts location diagram (sheet 3 of 10) RVR02 and RVR04	3-85
3-12	RCVR unit parts location diagram (sheet 4 of 10) RVR02 and RVR04	3-86
3-12	RCVR unit parts location diagram (sheet 5 of 10) RVR02 and RVR04	3-87
3-12	RCVR unit parts location diagram (sheet 6 of 10) RVR06 and RVR08	3-88
3-12	RCVR unit parts location diagram (sheet 7 of 10) RVR06 and RVR08	3-89
3-12	RCVR unit parts location diagram (sheet 8 of 10) RVR06 and RVR08	3-90
3-12	RCVR unit parts location diagram (sheet 9 of 10) RVR06 and RVR08	3-91
3-12	RCVR unit parts location diagram (sheet 10 of 10) RVR06 and RVR08	3-92
3-13	RCVR unit troubleshooting waveforms (sheet 1 of 6)	3-93
3-13	RCVR unit troubleshooting waveforms (sheet 2 of 6)	3-94
3-13	PCVP unit troubleshooting waveforms (sheet 3 of 6)	3-06
3-13	RCVR unit troubleshooting waveforms (sheet 5 of 6)	3-90
3-13	RCVR unit troubleshooting waveforms (sheet 6 of 6)	3-98
3-14	DEMUX unit troubleshooting setup diagram	3-99
3-15	DEMUX unit parts location (sheet 1 of 4) DMX02	3-105
3-15	DEMUX unit parts location (sheet 2 of 4) DMX02, DMX04, and DMX06	3-106
3-15	DEMUX unit parts location (sheet 3 of 4) DMX02, DMX04, and DMX06	3-107
3-15	DEMUX unit parts location (sheet 4 of 4) DMX02, DMX04, and DMX06	3-108
3-16	DEMUX unit troubleshooting waveforms (sheet 1 of 8)	3-109
3-16	DEMUX unit troubleshooting waveforms (sheet 2 of 8)	3-110
3-16	DEMUX unit troubleshooting waveforms (sheet 3 of 8)	3-111
3-16	DEMUX unit troubleshooting waveforms (sheet 4 of 8)	3-112
3-16	DEMUX unit troubleshooting waveforms (sheet 5 of 8)	3-113
3-16	DEMUX unit troubleshooting waveforms (sheet 6 of 8)	3-114
3-16	DEMUX unit troubleshooting waveforms (sheet 7 of 8)	3-115
3-10	DEIVIUA unit troubleshooting wavelorms (sneet o or o)	3-110
3-17	PCD unit nousieshould setup diagram (sheet 1 of 6)	3-117
3-18	PCD unit parts location diagram (sheet 2 of 6)	3-122
3-18	PCD unit parts location diagram (sheet 3 of 6)	3-123
3-18	PCD unit parts location diagram (sheet 4 of 6)	3-125
3-18	PCD unit parts location diagram (sheet 5 of 6)	3-126
3-18	PCD unit parts location diagram (sheet 6 of 6)	3-127

TM 11-5805-711-40/NAVELEX 0967-LP-593-4073/TO 31 W2-2FCC98-2

LIST OF ILLUSTRATIONS-Continued

Figure	Title	Page
3-19	PCD unit troubleshooting waveforms (sheet 1 of 3)	3-128
3-19	PCD unit troubleshooting waveforms (sheet 2 of 3)	3-129
3-19	PCD unit troubleshooting waveforms (sheet 3 of 3)	3-130
3-20	VF module troubleshooting setup diagram	3-131
3-21	VF module parts location diagram (sheet 1 of 3)	3-134
3-21	VF module parts location diagram (sheet 2 of 3)	3-135
3-21	VF module parts location diagram (sheet 3 of 3)	3-136
3-22	VF module troubleshooting waveforms (sheet 1 of 2)	3-137
3-22	VF module troubleshooting waveforms (sheet 2 of 2)	3-138
3-23	0-20 kb/s data module troubleshooting setup diagram	3-139
3-24	0-20 kb/s data module parts location diagram (sheet 1 of 2)	3-142
3-24	0-20 kb/s data module parts location diagram (sheet 2 of 2)	3-143
3-25	0-20 kb/s data module troubleshooting waveforms (sheet 1 of 3)	3-144
3-25	0-20 kb/s data module troubleshooting waveforms (sheet 2 of 3)	3-145
3-25	0-20 kb/s data module troubleshooting waveforms (sheet 3 of 3)	3-146
3-26	50 kb/s data module troubleshooting setup diagram	3-147
3-27	50 kb/s data module parts location diagram (sheet 1 of 3)	3-150
3-27	50 kb/s data module parts location diagram (sheet 2 of 3)	3-151
3-27	50 kb/s data module parts location diagram (sheet 3 of 3)	3-152
3-28	50 kb/s module troubleshooting waveforms (sheet 1 of 4)	3-153
3-28	50 kb/s module troubleshooting waveforms (sheet 2 of 4)	3-154
3-28	50 kb/s module troubleshooting waveforms (sheet 3 of 4)	3-155
3-28	50 kb/s module troubleshooting waveforms (sheet 4 of 4)	3-156
3-29	Multirate data module troubleshooting setup diagram	3-157
3-30	Multirate data module parts location diagram (sheet 1 of 3)	3-160
3-30	Multirate data module parts location diagram (sheet 2 of 3)	3-161
3-30	Multirate data module parts location diagram (sheet 3 of 3)	3-162
3-31	Multirate data module troubleshooting waveforms (sheet 1 of 3)	3-163
3-31	Multirate data module troubleshooting waveforms (sheet 2 of 3)	3-164
3-31	Multirate data module troubleshooting waveforms (sheet 3 of 3)	3-165
3-32	BITE parts location diagram (sheet 1 of 4)	3-173
3-32	BITE parts location diagram (sheet 2 of 4)	3-174
3-32	BITE parts location diagram (sheet 3 of 4)	3-175
3-32	BITE parts location diagram (sheet 4 of 4)	3-176
3-33	BITE troubleshooting waveforms (sheet 1 of 3)	3-177
3-33	BITE troubleshooting waveforms (sheet 2 of 3)	3-178
3-33	BITE troubleshooting waveforms (sheet 3 of 3)	3-179
3-34	PWR SPLY dc converter troubleshooting waveforms (sheet 1 of 2)	3-181
3-34	PWR SPLY de converter troublesnooting waveforms (sheet 2 of 2)	3-182
3-35	Power supply group parts location diagram (sheet 1 of 19)	3-186
3-35	Power supply group parts location diagram (sheet 2 of 19)	3-187
3-35	Power supply group parts location diagram (sheet 3 of 19)	3-188
3-35	Power supply group parts location diagram (sheet 4 of 19)	3-189
3-35	Power supply group parts location diagram (sheet 5 of 19)	3-190
3-35	Power supply group parts location diagram (sheet 6 of 19)	2 100
3-35	Power supply group parts location diagram (sheet 7 of 19)	3-192
3-30	and BMA12	3-103
3-35	Power supply group parts location diagram (sheet 0 of 10) PMA02 PMA08 PMA10	5-195
0.00	and PMA12	3-194
3-35	Power supply group parts location diagram (sheet 10 of 19) PMA04 and PMA06	3-195
3-35	Power supply group parts location diagram (sheet 11 of 19) PMA04 and PMA06	3-196
3-35	Power supply group parts location diagram (sheet 12 of 19) PMA14	3-197
3-35	Power supply group parts location diagram (sheet 13 of 19) PMA14	3-198
3-35	Power supply group parts location diagram (sheet 14 of 19)	3-199
3-35	Power supply group parts location diagram (sheet 15 of 19)	3-200
3-35	Power supply group parts location diagram (sheet 16 of 19) DCE02	3-201
3-35	Power supply group parts location diagram (sheet 17 of 19) DCE04	3-202
3-35	Power supply group parts location diagram (sheet 18 of 19) ACE02	3-203
3-35	Power supply group parts location diagram (sheet 19 of 19) ACE04	3-204
3-36	BITE assembly exploded view	3-206
3-37	Multiplexer set cabinet, exploded view	3-208

TM 11-5805-711-40/NAVELEX 0967-LP-593-4073/TO 31 W2-2FCC98-2

LIST OF ILLUSTRATIONS-Continued

Figure Title Page 3-38 3-39 3-40 Removal/replacement of rear assembly 3-209 3-210 3-214 3-41 3-220 3-223 3-42 DRIVER test waveforms RCVR test waveforms 3-43 3-226 3-44

LIST OF ILLUSTRATIONS-Continued

3-46 PCD test waveforms 3-243 3-47 TRF unit performance test setup diagram 3-243 3-47 TRF unit performance test setup diagram 3-243 3-48 Internal electrical connector location diagram, rear view B-3 3-50 External electrical connector location diagram, sear view B-4 3-51 Ectrical pir/socket arrangement diagrams B-5 5-62 PCM unit schematic (sheet 2 of 3) End of book 5-62 PCM unit schematic (sheet 1 of 3) End of book 6-63 MUX unit schematic (sheet 3 of 3) End of book 6-63 MUX unit schematic (sheet 3 of 3) End of book 6-64 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book 6-64 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book 6-64 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book 6-64 DRIVER unit schematic (sheet 4 of 6) DVR04 End of book 6-64 DRIVER unit schematic (sheet 4 of 6) DVR04 End of book 6-64 DRIVER unit schematic (sheet 4 of 4) End of book 6-64 DRIVER unit schematic (sheet 4 of 4) End of book <td< th=""><th>Figure</th><th>Title</th><th></th><th></th><th>Page</th></td<>	Figure	Title			Page
3-46 BITE test waveforms 3-243 3-47 TRF unit performance test setup diagram, rear view B-3 8-2 External electrical connector location diagram, rear view B-4 8-3 Electrical pin/socket arrangement diagrams B-4 8-4 Electrical pin/socket arrangement diagrams B-5 FO-1 Color code marking for military standard inductors and capacitors End of book FO-2 PCM unit schematic (sheet 1 of 3) End of book FO-3 MUX unit schematic (sheet 2 of 3) End of book FO-4 NUX unit schematic (sheet 2 of 3) End of book FO-4 DRIVER unit schematic (sheet 2 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 2 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 4 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 4 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 4 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 4 of 6) DVR04 End of book	3-45	PCD test waveforms		3	3-232
3-47 TRF unit performance test setup diagram 3-244 B-1 Internal electrical connector location diagram, rear view B-3 B-2 External electrical connector location diagrams B-4 S-2 PCM unit schematic (sheet 1 of 3) End of book FO-2 PCM unit schematic (sheet 1 of 3) End of book FO-3 MUX unit schematic (sheet 1 of 3) End of book FO-3 MUX unit schematic (sheet 3 of 3) End of book FO-4 DRIVER unit schematic (sheet 3 of 3) End of book FO-4 DRIVER unit schematic (sheet 3 of 6) End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 3 of 4) End of book End of book FO-4 DRIVER unit schematic (sheet 1 of 4) End of book End of book	3-46	BITE test waveforms		3	3-243
B-1 Internal electrical connector location diagram, rear view B-3 B-2 External electrical connector location diagrams B-4 B-3 Electrical pin/socket arrangement diagrams B-5 FO-1 Color code marking for military standard inductors and capacitors End of book FO-2 PCM unit schematic (sheet 1 of 3) End of book FO-3 MUX unit schematic (sheet 2 of 3) End of book FO-4 NUX unit schematic (sheet 2 of 3) End of book FO-4 NUX unit schematic (sheet 2 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 3 of 4) End of book End of book FO-5 RCVR unit schematic (sh	3-47	TRF unit performance test setup diagram		3	3-244
B-2 External electrical connector location diagram B-4 Selectrical ph/socket arrangement diagram B-5 FO-1 Color code marking for military standard inductors and capacitors End of book FO-2 PCM unit schematic (sheet 2 of 3) End of book FO-3 MUX unit schematic (sheet 1 of 3) End of book FO-3 MUX unit schematic (sheet 1 of 3) End of book FO-4 MUX unit schematic (sheet 1 of 3) End of book FO-4 DRIVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 1 of 4) End of book End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book End of book FO-6 RCVR unit schematic (sheet 3 of 4) End of book End of book FO-6 DENUX unit schematic (sheet 3 of 4) <	B-1	Internal electrical connector location diagram, rear view		E	3-3
B-3 Electrical pin/socket arrangement diagrams B-3 FO-1 Color code marking for military standard inductors and capacitors End of book FO-2 PCM unit schematic (sheet 1 of 3) End of book FO-2 PCM unit schematic (sheet 2 of 3) End of book FO-3 MUX unit schematic (sheet 2 of 3) End of book FO-4 MUX unit schematic (sheet 1 of 3) End of book FO-3 MUX unit schematic (sheet 1 of 6) DVR02 End of book FO-4 RUVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 RUVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 RUVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 RUVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 RUVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 RUVER unit schematic (sheet 1 of 4) End of book FO-5 RCVR unit schematic (sheet 1 of 4) End of book FO-6 RCVR unit schematic (sheet 1 of 4) End of book FO-7 RCUR unit schematic (sheet 1 of 3) End of book FO	B-2	External electrical connector location diagram		E	3-4
PC-1 Color Code marking for minutary standard inductors and capacitors End of book PC-2 PCM unit schematic (sheet 1 of 3) End of book PC-2 PCM unit schematic (sheet 2 of 3) End of book PC-3 MUX unit schematic (sheet 1 of 3) End of book PC-3 MUX unit schematic (sheet 3 of 3) End of book PC-4 PCM unit schematic (sheet 1 of 3) End of book PC-4 DRIVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 1 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 1 of 4) End of book End of book FO-5 RCVR unit schematic (sheet 1 of 4) End of book End of book FO-6 RCVR unit schematic (sheet 1 of 4) End of book End of book FO-6 RCVR unit schematic (sheet 2 of 4) End of book End of book End of book End of book	B-3	Electrical pin/socket arrangement diagrams	 E a al	E	3-5 haali
PC-2 PCM unit schematic (sheet 1 of 3) PCM of book PC2 PCM unit schematic (sheet 3 of 3) End of book PC3 MUX unit schematic (sheet 2 of 3) End of book PC3 MUX unit schematic (sheet 2 of 3) End of book PC4 PCM unit schematic (sheet 2 of 3) End of book PC3 MUX unit schematic (sheet 1 of 6) DVR02 End of book PC4 DRIVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-5 RCVR unit schematic (sheet 1 of 4) End of book End of book FO-6 RCVR unit schematic (sheet 1 of 4) End of book End of book FO-7 PCD unit schematic (sheet 1 of 4) End of book End of book FO-7 PCD unit schematic (sheet 1	FO-1	Color code marking for military standard inductors and capacitors	End	or	DOOK
DO-2PCM unit schematic (sheet 3 of 3)End of bookFO-3MUX unit schematic (sheet 1 of 3)End of bookFO-3MUX unit schematic (sheet 3 of 3)End of bookFO-3MUX unit schematic (sheet 3 of 3)End of bookFO-3MUX unit schematic (sheet 3 of 3)End of bookFO-4DRIVER unit schematic (sheet 2 of 6)DVR02End of bookFO-4DRIVER unit schematic (sheet 2 of 6)DVR02End of bookFO-4DRIVER unit schematic (sheet 3 of 6)DVR04End of bookFO-4DRIVER unit schematic (sheet 5 of 6)DVR04End of bookFO-5RC/R unit schematic (sheet 2 of 4)End of bookEnd of bookFO-5RC/R unit schematic (sheet 2 of 4)End of bookEnd of bookFO-6DEMUX unit schematic (sheet 1 of 3)End of bookEnd of bookFO-6DEMUX unit schematic (sheet 3 of 3)End of bookEnd of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookEnd of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookEnd of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookEnd of bookFO-7PCD unit schematic (sheet 3 of 4)End of book </td <td>FU-2</td> <td>PCM unit schematic (sheet 1 of 3)</td> <td>End</td> <td>of</td> <td>book</td>	FU-2	PCM unit schematic (sheet 1 of 3)	End	of	book
Inc.In	FO-2 FO-2	PCM unit schematic (sheet 2 of 3)	End	of	book
HOX unit schematic (sheet 2 of 3) End of book FO-3 MUX unit schematic (sheet 2 of 3) End of book FO-3 MUX unit schematic (sheet 2 of 3) End of book FO-4 DRIVER unit schematic (sheet 2 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 2 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 2 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 2 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-5 RCVR unit schematic (sheet 5 of 6) DVR04 End of book FO-6 DENUX unit schematic (sheet 2 of 3) End of book End of book FO-6 DENUX unit schematic (sheet 2 of 3) End of book End of book FO-7 PCD unit schematic (sheet 2 of 3) End of book End of book FO-7	FO-3	MUX unit schematic (sheet 1 of 3)	End	of	book
FO-3 MUX unit schematic (sheet 3 of 3) End of book FO-3A MUX unit schematic (sheet 1 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 2 of 4) End of book End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book End of book FO-6 DEMUX unit schematic (sheet 3 of 3) End of book End of book FO-6 DEMUX unit schematic (sheet 3 of 3) End of book End of book FO-7 PCD unit schematic (sheet 3 of 3) End of book End of book FO-7 PCD unit schematic (sheet 3 of 4) End	FO-3	MUX unit schematic (sheet 2 of 3)	End	of	book
FO-3A MUX unit schematic (sheet 3 of 3) End of book FO-4 DRIVER unit schematic (sheet 2 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 2 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 2 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-5 RCVR unit schematic (sheet 1 of 4) End of book End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book End of book FO-6 DEMUX unit schematic (sheet 2 of 3) End of book End of book FO-6 DEMUX unit schematic (sheet 2 of 3) End of book End of book FO-7 PCD unit schematic (sheet 2 of 3) End of book End of book FO-7 PCD unit schematic (sheet 2 of 3) En	FO-3	MUX unit schematic (sheet 3 of 3)	End	of	book
FO-4 DRIVER unit schematic (sheet 1 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 1 of 4) End of book FO-5 RCVR unit schematic (sheet 3 of 4) End of book FO-5 RCVR unit schematic (sheet 1 of 4) End of book FO-6 DRUXUSEN unit schematic (sheet 1 of 3) End of book FO-6 DEMUX unit schematic (sheet 1 of 3) End of book FO-6 DEMUX unit schematic (sheet 3 of 3) End of book FO-6 DEMUX unit schematic (sheet 3 of 4) End of book FO-7 PCD unit schematic (sheet 1 of 2) End of book FO-7 PCD unit schematic (sheet 1 of 2) End of book FO-7 PCD unit schematic (sheet 1 of 2) End of book FO-8 PCWLX unit schematic (sheet 1 of 2) End of book <tr< td=""><td>FO-3A</td><td>MUX unit schematic (sheet 3.1 of 3)</td><td>End</td><td>of</td><td>book</td></tr<>	FO-3A	MUX unit schematic (sheet 3.1 of 3)	End	of	book
FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 3 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 1 of 6) DVR04 End of book FO-5 RCVR unit schematic (sheet 1 of 4) End of book End of book FO-5 RCVR unit schematic (sheet 1 of 3) End of book End of book FO-6 DEMUX unit schematic (sheet 1 of 3) End of book End of book FO-6 DEMUX unit schematic (sheet 3 of 3) End of book End of book FO-7 PCD unit schematic (sheet 3 of 4) End of book End of book FO-7 PCD unit schematic (sheet 3 of 3) End of book End of book FO-7 PCD unit schematic (sheet 1 of 2) End of book End of book FO-7 PCD unit schematic (sheet 1 of 2) End of book End of book FO-7 PCD unit schematic (sheet 2 of 2) End of book End of book	FO-4	DRIVER unit schematic (sheet 1 of 6) DVR02	End	of	book
FO-4 DRIVER unit schematic (sheet 3 of 6) DVR02 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 1 of 4) End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book FO-5 RCVR unit schematic (sheet 2 of 3) End of book FO-6 DEMUX unit schematic (sheet 1 of 3) End of book FO-6 DEMUX unit schematic (sheet 2 of 3) End of book FO-7 PCD unit schematic (sheet 2 of 3) End of book FO-7 PCD unit schematic (sheet 2 of 4) End of book FO-7 PCD unit schematic (sheet 2 of 2) End of book FO-7 PCD unit schematic (sheet 2 of 2) End of book FO-7 PCD unit schematic (sheet 2 of 2) End of book FO-7 PCD unit schematic (sheet 2 of 2) End of book FO-7 PCD unit schematic (sheet 2 of 2) End of book FO-9	FO-4	DRIVER unit schematic (sheet 2 of 6) DVR02	End	of	book
FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-5 RCVR unit schematic (sheet 1 of 4) End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book FO-5 RCVR unit schematic (sheet 1 of 4) End of book FO-6 RCVR unit schematic (sheet 1 of 3) End of book FO-6 DEMUX unit schematic (sheet 2 of 3) End of book FO-6 DEMUX unit schematic (sheet 2 of 3) End of book FO-7 PCD unit schematic (sheet 2 of 3) End of book FO-7 PCD unit schematic (sheet 3 of 4) End of book FO-7 PCD unit schematic (sheet 3 of 4) End of book FO-7 PCD unit schematic (sheet 4 of 2) End of book FO-7 PCD unit schematic (sheet 2 of 2) End of book FO-8 VF module schematic (sheet 1 of 2) End of book FO-9 0-20 kb/s data module schematic (sheet 2 of 2) End of book FO-10 0-50 kb/s data module schematic (sheet 2 of 2) End of book <	FO-4	DRIVER unit schematic (sheet 3 of 6) DVR02	End	of	book
FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 5 of 6) DVR04 End of book FO-5 RCVR unit schematic (sheet 1 of 4) End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book FO-6 DEMUX unit schematic (sheet 2 of 3) End of book FO-6 DEMUX unit schematic (sheet 2 of 3) End of book FO-6 DEMUX unit schematic (sheet 2 of 3) End of book FO-7 PCD unit schematic (sheet 3 of 3) End of book FO-7 PCD unit schematic (sheet 3 of 4) End of book FO-7 PCD unit schematic (sheet 3 of 4) End of book FO-7 PCD unit schematic (sheet 3 of 4) End of book FO-7 PCD unit schematic (sheet 1 of 2) End of book FO-8 VF module schematic (sheet 1 of 2) End of book FO-9 0-20 kb/s data module schematic (sheet 1 of 2) End of book FO-10 0-50 kb/s data module schematic (sheet 1 of 2) End of book FO-10 0-50 kb/s data module schematic (sheet 2 of 4) End of book	FO-4	DRIVER unit schematic (sheet 4 of 6) DVR04	End	of	book
FO-4 DRIVER unit schematic (sheet 5.1 of 6) DVR04 End of book FO-4 DRIVER unit schematic (sheet 1 of 4) End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book FO-6 RCVR unit schematic (sheet 3 of 4) End of book FO-7 RCVR unit schematic (sheet 1 of 3) End of book FO-6 DEMUX unit schematic (sheet 1 of 3) End of book FO-7 PCD unit schematic (sheet 1 of 4) End of book FO-7 PCD unit schematic (sheet 1 of 4) End of book FO-7 PCD unit schematic (sheet 1 of 4) End of book FO-7 PCD unit schematic (sheet 2 of 4) End of book FO-7 PCD unit schematic (sheet 2 of 4) End of book FO-7 PCD unit schematic (sheet 2 of 4) End of book FO-7 PCD unit schematic (sheet 1 of 2) End of book FO-9 PCD unit schematic (sheet 2 of 2) End of book FO-9 PCD kb/s data module schematic (sheet 2 of 2) End of book FO-10 PCD kb/s data module schematic (sheet 2 of 2) End of book FO-11 Multirate data module schematic (sheet 2 of 3) End of book FO	FO-4	DRIVER unit schematic (sheet 5 of 6) DVR04	End	of	book
FO-4 DRIVER unit schematic (sheet 1 of 4) End of book FO-5 RCVR unit schematic (sheet 2 of 4) End of book FO-6 RCVR unit schematic (sheet 2 of 4) End of book FO-7 RCVR unit schematic (sheet 4 of 4) End of book FO-6 DEMUX unit schematic (sheet 1 of 3) End of book FO-6 DEMUX unit schematic (sheet 2 of 3) End of book FO-7 PCD unit schematic (sheet 2 of 4) End of book FO-7 PCD unit schematic (sheet 2 of 4) End of book FO-7 PCD unit schematic (sheet 2 of 4) End of book FO-7 PCD unit schematic (sheet 2 of 4) End of book FO-7 PCD unit schematic (sheet 2 of 4) End of book FO-7 PCD unit schematic (sheet 2 of 2) End of book FO-8 PCP unit schematic (sheet 1 of 2) End of book FO-9 0-20 kb/s data module schematic (sheet 1 of 2) End of book FO-11 Multirate data module schematic (sheet 2 of 2) End of book FO-11 Multirate data module schematic (sheet 2 of 4) End of book FO-11 Multirate data module schematic (sheet 2 of 4) End of book	FO-4A	DRIVER unit schematic (sheet 5.1 of 6) DVR04	End	of	book
FO-5RCVR unit schematic (sheet 1 of 4)End of bookFO-5RCVR unit schematic (sheet 2 of 4)End of bookFO-5RCVR unit schematic (sheet 1 of 3)End of bookFO-6DEMUX unit schematic (sheet 1 of 3)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookFO-7PCD unit schematic (sheet 1 of 2)End of bookFO-7PCD unit schematic (sheet 1 of 2)End of bookFO-8VF module schematic (sheet 1 of 2)End of bookFO-99-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-11Nultirate data module schematic (sheet 2 of 2)End of bookFO-11Nultirate data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 1 of 4)End of bookFO-11Multirate data module schematic (sheet 1 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 3)End of bookFO-12BITE module schematic (sheet 3 of 3)End of bookFO-12BITE module schematic (sheet 3 of 3)En	FO-4	DRIVER unit schematic (sheet 6 of 6) DVR04	End	of	book
FO-5RCVR unit schematic (sheet 2 of 4)End of bookFO-5RCVR unit schematic (sheet 4 of 4)End of bookFO-6DEMUX unit schematic (sheet 1 of 3)End of bookFO-6DEMUX unit schematic (sheet 1 of 3)End of bookFO-6DEMUX unit schematic (sheet 1 of 3)End of bookFO-6DEMUX unit schematic (sheet 1 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookFO-7PCD unit schematic (sheet 4 of 4)End of bookFO-8VF module schematic (sheet 1 of 2)End of bookFO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 3 of 3)End of bookFO-12BITE module schematic (sheet 3 of 3)End of bookFO-12BITE module schematic (sheet 3 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schemat	FO-5	RCVR unit schematic (sheet 1 of 4)	End	of	book
FO-5 FO-5RCVR unit schematic (sheet 3 of 4)End of bookFO-5 FO-5RCVR unit schematic (sheet 4 of 4)End of bookFO-6DEMUX unit schematic (sheet 2 of 3)End of bookFO-6DEMUX unit schematic (sheet 2 of 3)End of bookFO-7PCD unit schematic (sheet 1 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookFO-7PCD unit schematic (sheet 1 of 2)End of bookFO-8O-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-11Multirate data module schematic (sheet 1 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 1 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 3)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)PMA02, PMA04,FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)PMA04,FO-14PWR SPLY	FO-5	RCVR unit schematic (sheet 2 of 4)	End	of	book
FO-5RCVR unit schematic (sheet 1 of 4)End of bookFO-6DEMUX unit schematic (sheet 2 of 3)End of bookFO-6DEMUX unit schematic (sheet 3 of 3)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 4 of 4)End of bookFO-7PCD unit schematic (sheet 4 of 4)End of bookFO-7PCD unit schematic (sheet 1 of 2)End of bookFO-8VF module schematic (sheet 1 of 2)End of bookFO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 1 of 4)PMA04,PMA06, PMA08, PMA10End of bookEnd of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)PMA12, P	FO-5	RCVR unit schematic (sheet 3 of 4)	End	of	book
FO-6DEMUX unit schematic (sheet 1 of 3)End of bookFO-6DEMUX unit schematic (sheet 2 of 3)End of bookFO-7PCD unit schematic (sheet 1 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 4 of 4)End of bookFO-8VF module schematicSheet 2 of 2)FO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-11Multirate data module schematic (sheet 1 of 2)End of bookFO-11Nultirate data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 4)End of bookFO-12BITE module schematic (sheet 3 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)PMA02, PMA04,PMA06, PMA08, PMA10End of bookEnd of bookFO-14PWR SPLY	FO-5	RCVR unit schematic (sheet 4 of 4)	End	of	book
FO-6DEMUX unit schematic (sheet 2 of 3)End of bookFO-6DEMUX unit schematic (sheet 3 of 3)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookFO-7PCD unit schematic (sheet 4 of 4)End of bookFO-8VF module schematic (sheet 1 of 2)End of bookFO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)PMA02, PMA04,PMA06, PMA08, PMA10End of bookEnd of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)PMA04,FO-14PWR SPLY unit (monitor and alarm board) schematic (she	FO-6	DEMUX unit schematic (sheet 1 of 3)	End	of	book
FO-6DEMUX unit schematic (sheet 3 of 3)End of bookFO-7PCD unit schematic (sheet 1 of 4)End of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookFO-7PCD unit schematic (sheet 4 of 4)End of bookFO-8VF module schematic (sheet 1 of 2)End of bookFO-90-20 kb/s data module schematic (sheet 2 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 1 of 2)End of bookFO-11Nultirate data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-14PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)PMA04,PMA06, PMA08, PMA10End of bookEnd of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)PMA04,PMA06, PMA08, PMA10End of bookEnd of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)PMA14,End of bookEnd of bookEnd of bookFO-14PWR SPLY unit (monitor and alarm boa	FO-6	DEMUX unit schematic (sheet 2 of 3)	End	of	book
FO-7PCD unit schematic (sheet 1 of 4)End of bookFO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 3 of 4)End of bookFO-7PCD unit schematic (sheet 4 of 4)End of bookFO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 1 of 4)End of bookFO-11Multirate data module schematic (sheet 1 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schemat	FO-6	DEMUX unit schematic (sheet 3 of 3)	End	of	book
FO-7PCD unit schematic (sheet 2 of 4)End of bookFO-7PCD unit schematic (sheet 4 of 4)End of bookFO-8VF module schematic (sheet 1 of 2)End of bookFO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-110-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-110-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-14PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookPMA06, PMA08, PMA10PMA06, schematic (sheet 3 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14 </td <td>FO-7</td> <td>PCD unit schematic (sheet 1 of 4)</td> <td>End</td> <td>of</td> <td>book</td>	FO-7	PCD unit schematic (sheet 1 of 4)	End	of	book
FO-7PCD unit schematic (sheet 3 of 4)End of bookFO-7PCD unit schematic (sheet 4 of 4)End of bookFO-8VF module schematicSchematic (sheet 1 of 2)End of bookFO-90-20 kb/s data module schematic (sheet 2 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-110-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 4 of 4)End of bookFO-11Multirate data module schematic (sheet 4 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 3 of 3)End of bookFO-12BITE module schematic (sheet 3 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 4)End of bookFO-14PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 4)End of bookFO-13PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)PMA04,PMA06, PMA08, PMA10<	FO-7	PCD unit schematic (sheet 2 of 4)	End	of	book
FO-7PCD unit schematic (sheet 4 of 4)End of bookFO-8VF module schematic	FO-7	PCD unit schematic (sheet 3 of 4)	End	of	book
FO-8VF module schematicEnd of bookFO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-110-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 1 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 4)End of bookFO-11Multirate data module schematic (sheet 4 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (converter assembly) schematic (sheet 1 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)PMA02, PMA04,PMA06, PMA08, PMA10End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)PMA04,PMA06, PMA08, PMA10End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4)PMA14FO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) <t< td=""><td>FO-7</td><td>PCD unit schematic (sheet 4 of 4)</td><td>End</td><td>of</td><td>book</td></t<>	FO-7	PCD unit schematic (sheet 4 of 4)	End	of	book
FO-90-20 kb/s data module schematic (sheet 1 of 2)End of bookFO-90-20 kb/s data module schematic (sheet 2 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-110-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-14PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 4)PMA02, PMA04,PMA06, PMA08, PMA10End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)PMA12, PMA14FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4)PMA12, PMA14FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4)PMA12, PMA14FO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4)	FO-8	VF module schematic	End	oţ	book
FO-90-20 kb/s data module schematic (sheet 2 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)PMA02, PMA04,PMA06, PMA08, PMA10End of bookEnd of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)PMA12, PMA14FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4)PMA02, PMA04,FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4)PMA04,FO-15TRF unit and EMI filter schematicsSchem	FO-9	0-20 kb/s data module schematic (sheet 1 of 2)	End	oţ	book
FO-100-50 kb/s data module schematic (sheet 1 of 2)End of bookFO-100-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 1 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-13BITE module schematic (sheet 3 of 3)End of bookFO-14PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) PMA12, PMA14End of book	FO-9	0-20 kb/s data module schematic (sheet 2 of 2)	End	oţ	book
FO-100-50 kb/s data module schematic (sheet 2 of 2)End of bookFO-11Multirate data module schematic (sheet 1 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-13BITE module schematic (sheet 3 of 3)End of bookFO-14PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 1 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) PMA12, PMA14End of book	FO-10	0-50 kb/s data module schematic (sheet 1 of 2)	End	of	book
FO-11Multitrate data module schematic (sheet 1 of 4)End of bookFO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 4)End of bookFO-11Multirate data module schematic (sheet 4 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 4)PMA02, PMA04,FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4)PMA02, PMA04,FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)PMA02, PMA04,FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4)PMA12, PMA14FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4)PMA04,FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4)PMA12, PMA14FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4)PMA12, PMA14FO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4)PMA12, PMA14	FO-10	U-50 kb/s data module schematic (sheet 2 of 2)	Ena	or	DOOK
FO-11Multirate data module schematic (sheet 2 of 4)End of bookFO-11Multirate data module schematic (sheet 3 of 4)End of bookFO-11Multirate data module schematic (sheet 4 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 3 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) PMA12, PMA14End of book	FO-11	Multirate data module schematic (sneet 1 of 4)	End	or	DOOK
FO-11Multifiate data module schematic (sheet 3 of 4)End of bookFO-11Multirate data module schematic (sheet 4 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-13BITE module schematic (sheet 3 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 3 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-14FO-14FO-14FO-14FO-14FO-14FO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) PMA12, PMA14End of book	FO-11	Multirate data module schematic (sheet 2 of 4)	End	or	DOOK
FO-11Multifate data module schematic (sheet 4 of 4)End of bookFO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-13BITE module schematic (sheet 3 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 3 of 3)End of bookFO-14PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) PMA12, PMA14End of book		Multirate data module schematic (sheet 3 of 4)	End	of	DOOK
FO-12BITE module schematic (sheet 1 of 3)End of bookFO-12BITE module schematic (sheet 2 of 3)End of bookFO-12BITE module schematic (sheet 3 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 3 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 1 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) PMA12, PMA14End of book	FO-11	Multirate data module schematic (sheet 4 of 4)	End	of	DOOK
FO-12BITE module schematic (sheet 2 of 3)End of bookFO-12BITE module schematic (sheet 3 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 3 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 1 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) PMA12, PMA14End of book	FO-12	DITE module schematic (sheet 1 01 3)	End	of	book
FO-12Bit E module schematic (sheet 3 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-14PWR SPLY unit (dc converter assembly) schematic (sheet 3 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 1 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) PMA12, PMA14End of book	FO-12	DITE module schematic (sheet 2 of 3)	End	of	book
FO-13PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3)End of bookFO-13PWR SPLY unit (dc converter assembly) schematic (sheet 3 of 3)End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 1 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04,End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsSchematic (sheet 4 of 4) PMA12, PMA14End of book	FO-12	DITE Indule Schematic (sheet 5 of 5)	End	of	book
 FO-13 PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3) FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 1 of 4) PMA02, PMA04, PMA06, PMA08, PMA10 FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04, PMA06, PMA08, PMA10 FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA02, PMA04, End of book End of book 50-14 FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14 FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14 FO-15 TRF unit and EMI filter schematics 	FO-13	PWR SELV unit (de converter assembly) schematic (sheet 1 01 3)	End	of	book
 FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA02, PMA04, PMA06, PMA08, PMA10 FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04, PMA06, PMA08, PMA10 FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14 FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14 FO-15 TRF unit and EMI filter schematics 	FO-13	DWR SPLY unit (de converter assembly) schematic (sheet 2 of 3)	End	of	book
FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04, PMA06, PMA08, PMA10End of book End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of book End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of book 	FO-14	PWR SPLY unit (monitor and alarm board) schematic (sheet 1 of 4) PMA02 PMA04	LIIU	01	DOOK
FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02, PMA04, PMA06, PMA08, PMA10End of book End of book	1014	PMA06 PMA08 PMA10	End	of	book
PMA06, PMA08, PMA10End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsEnd of book	FO-14	PWR SPLY unit (monitor and alarm board) schematic (sheet 2 of 4) PMA02 PMA04	2110	51	2001
FO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12, PMA14End of bookFO-14PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14End of bookFO-15TRF unit and EMI filter schematicsEnd of book		PMA06 PMA08 PMA10	End	of	book
FO-14 PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12, PMA14 FO-15 TRF unit and EMI filter schematics	FO-14	PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12 PMA14	End	of	book
FO-15 TRF unit and EMI filter schematics	FO-14	PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12 PMA14	End	of	book
	FO-15	TRF unit and EMI filter schematics	End	of	book

LIST OF TABLES

Number	Title	Page
1-1	Repairable Components, Multiplexer Set AN/FCC-98(V)	1-2
2-1	Frame Format 50 kb/s Asynchronous Data Module	2-54
2-2	BITE VF Test Signal Relationships	2-64
2-3	Alarm Circuit Operation	2-73
3-1	Configuration Coding	3-2

Change 3 v

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

LIST OF TABLES-Continued

Figure	Title	Page
3-2	General Support Level Tools and Equipment	3-11
3-3 3-4	MXTF Accessories	3-13 3-13
3-5	Demultiplexer, Sample and Hold, and Filter Outputs	3-130

CHAPTER 1 INTRODUCTION

1-1. Scope

This manual contains information for repairing components of Multiplexer Sets AN/FCC-98(V)1 and AN/FCC-98(V)IX (hereinafter called the multiplexer set) at general support. It includes troubleshooting, testing, disassembly, repair, and adjustment instructions. Functional descriptions, diagrams, and supporting data are also provided. Throughout this manual, Multiplexer Set AN/FCC-98(V) refers to both models unless otherwise indicated. The components covered I are identified in table 1-1.

1-2. Consolidated Index of Army Publications and Blank Forms

Refer to the latest issue of DA Pam 25-30 to determine whether there are new editions, changes or additional publications pertaining to the equipment.

1-3. Maintenance Forms, Records, and Reports

a. Reports of Maintenance and Unsatisfactory Equipment. Department of the Army forms and procedures used for equipment maintenance will be those prescribed by DA Pam 738-750, as contained in Maintenance Management Update. Air Force personnel will use AR 66-1 for maintenance reporting and TO-00-35D54 for unsatisfactory equipment reporting. Navy personnel will report maintenance performed utilizing the Maintenance Data Collection Subsystem (MDCS) IAW OPNAVINST 4790.2, Vol. 3, and unsatisfactory material/conditions (UR submissions) IAW OPNAVINST 4790.2, Vol 2, chapter 17.

b. Reporting of Item and Packaging Discrepancies. Fill out and forward SF 364 (Report of Discrepancy (ROD)) as prescribed in AR 735-11-2/DLAR 4140.55/SECNAVINST 4355.18/AFR 400-54/MCO 4430.3J.

c. Transportation Discrepancy Report (TDR)(SF361). Fill out and forward Transportation Discrepancy Report (TDR) (SF 361) as prescribed in AR 55-38/NAVSUPINST 4610.3jC/AFR 75-18/MCO P4610.19D/DLAR 4500.15.

1-4. Reporting Equipment Improvement Recommendations (EIR)

a. Army. If your multiplexer set needs improvement, let us know. Send us an EIR. You, the user, are the only one who can tell us what you don't like about your equipment: Put in I on an SF 368 (Product Quality Deficiency Report). Mail it to Commander, US Army Communications-Electronics Command and Fort Monmouth, ATTN: AMS EL-ED-pH . Fort Monmouth, NJ 07703-5 0 07. We'll send you a reply.

b. Air Force. Air Force personnel are encouraged to submit EIRs in accordance with AFR 900-4.

c. Navy. Navy personnel are encouraged to submit EIRs through their local Beneficial Suggestion Program.

1-5. Administrative Storage

Administrative storage of equipment issued to and used by Army activities will have preventive maintenance performed in accordance with the PMCS charts before storing. When removing the equipment from administrative storage the PMCS should be performed to assure operational readiness. Disassembly and repacking of equipment for shipment or limited storage are covered in TM 11-5805-711-13.

1-6. Destruction of Army Electronics Materiel

Destruction of Army electronics materiel to prevent enemy use shall be in accordance with TM 750-244-2.

1-7. Description of Multiplexer Set AN/FCC- 98(V)

For a description of Multiplexer Set AN/FCC-98(V), refer to TM 11-5805-711-13.

1-8. Tabulated Data for Multiplexer Set AN/FCC-98(V)

Tabulated data for Multiplexer Set AN/FCC-98(V) is contained in TM 11-5805-711-13.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

Official nomenclature	Common name	Equipment placard part number
Transmit-Receive Data Timing Group OB-91/FCC-98(V)	DTG	PCM, 17440-010 MUX, 17450-010
		DRIVER, 17480-010 RCVR, 17470-010 DEMUX, 17480-010 PCD, 17500-010
Multiplexer Set Test Module TS-3693/FCC-98(V)	BITE(built-in test equip- ment)	BITE 17160-010
Power Supply Group OP-124/FCC-98(V)	AC PWR SPLY group Power and alarm unit AC power control panel AC EMI filter Transformer rectifier-filter	None PWR SPLY, 17140-010 AC PWR CONT, 17063-010 NONE (17020-010) NONE (17050-010)
Power Supply Group OP-125/FCC-98(V)	DC PWR SPLY group Power and alarm unit	None PWR SPLY, 17140-010
DC control panel	DC power control panel DC EMI filter	DC PWR CONT, 17067-010 NONE (17020-020)
Voice Frequency Channel Module PL-1411/FCC-98(V) Data Interleaving Channel Module PL-1412/FCC-98(V) Data Interleaving Channel Module PL-1413/FCC-98(V) Multirate Synchronous Data Module PL-1414/FCC-98(V) Electrical Equipment Cabinet CY-7786/FCC-98(V)	VF module 0-20 kb/s data module 50 kb/s data module Multirate data module Cabinet	EM4 VF, 17210-010 0-20 kb/s, 17220-010 50 kb/s, 17230-010 MRSDM, 17250-010 17025-030

Table 1-1. Repairable Components, Multiplexer Set AN/FCC-98(V)

CHAPTER 2 FUNCTIONING OF EQUIPMENT

Section I. GENERAL

2-1. Introduction

This chapter provides a functional description of the multiplexer set and each of its major components. The description is arranged in eight sections. Section I describes the overall multiplexer set. It covers interfaces between individual units of the set and provides a system-level block diagram. Sections II through VIII provide block diagrams and circuit descriptions for each unit of the multiplexer set.

2-2. Multiplexer Set Description

The multiplexer set (fig. 2-1) is a first level communications terminal with full duplex transmit and receive capabilities. It functions as a time division multiplexer and employs pulse code modulation to send and receive voice, data, and signaling information via a single mission bit stream (MBS). Up to 24 separate channels are available and can be configured to various voice/data combinations by selection of four different types of channel modules (VF, multirate data, 0-20 kb/s data, and 50 kb/s data modules). All 24 channels can be used for voice frequency (VF), but only 18 can be used for digital data (channels 1 through 12 and all other oddnumbered channels). The data timing components may be configured to operate in 3-, 6-, 12 or 24-channel mode and to handle either NRZ or bipolar data formats.

a. VF Module. The voice frequency channel module provides voice and signaling interface between the data timing group (DTG) and the external VF connections of the multiplexer set. The interface function of the VF module includes level adjustment of transmitted and received VF signals and processing of idle/busy status signals. The VF module adjusts the input gain to accept either -16 dBm or 0 dBm voice signals to maintain a uniform -10 dBm output to the DTG. Also included in-the VF module is a low pass filter which suppresses all frequencies in excess of 4 kHz. If a carrier group alarm (CGA) is received by the VF module, the module terminates all calls.

b. 0-20 Kb/s Data Module. Asynchronous data at any rate from 0 to 20 kb/s can be accepted by multiplexer set channels with 0-20 kb/s data modules installed in place of VF modules. Any channel from 1 through 12, or any odd channel from 13 through 23, can be utilized by a 0-20 kb/s module. The module encodes the incoming 0-20 kb/s asynchronous data in a 2-bit transitional code which is then transmitted at a synchronous 64 kb/s rate. This 64 kb/s synchronous data stream is transferred via an output buffer to the MUX unit of the DTG at the MBS data rate.

c. 50 Kb/s Data Module. Those channels that can accept a 0-20 kb/s data module can also accept a 50 kb/s data module. This module receives incoming 50 kb/s asynchronous data and applies it to a stuff circuit. This circuit adds no information bits (stuff bits containing no user data) to the incoming data as necessary to achieve a synchronous data rate of 64 kb/s. These no information stuff bits are added in the two least significant bit positions such that they are recognizable by a destuff circuit. This 64 kb/s synchronous data stream is then transferred via an output buffer to the MUX unit in the DTG at the MBS data rate.

d. Multirate Data Module. Synchronous data at 56, 64, 128, 256, and 512 kb/s can be transmitted and received when a multirate data module, strapped for operation at the desired rate, is utilized. The multirate data module can be installed in the same channel positions described for the asynchronous data modules. Since 64 kb/s is the highest rate that can be accommodated by a single channel, multirate data modules strapped for higher rates utilize multiple channels in 64 kb/s increments as required. The multirate data module receives incoming synchronous data at the selected (by strapping) rate, buffers the data, and



Figure 2-1. Multiplezer Set AN/FCC-98V block diagram.

applies it to the MUX unit in the DTGC at the MBS rate.

e. DTG. The DTG consists of a transmit section and a receive section. The transmit section includes the pulse .code modulator (PCM), multiplexer (MUX), and driver (DRIVER) modules. The receive section includes the receiver (RCVR), demultiplexer (DEMUX), and pulse code demodulator (PCD) modules.

(1) Transmit section. Transmission begins with multiplexing of the outputs from all in-use channels by the PCM module. The output of the multiplexer is sampled by a sample-and-hold circuit to produce a pulse-amplitude-modulated (PAM) signal. The PAM signal is converted to a pulse-code modulation (PCM) signal by an analog-to-digital converter. PCM is mixed with encoded data and framing bits to produce XMT MBS DATA. Timing and control signals for the PCM unit are generated by the MUX unit. The MUX unit also generates the 24 RCV CHAN CTR signals used to select channel units. In addition, the MUX unit inserts a 00001111 alarm pattern into the MBS in place of data when an alarm condition is present. The DRIVER unit buffers the XMT MBS DATA and transfers the data to the MBS XMT DATA connector at the rear of the multiplexer set. The DRIVER unit also generates XMT MBS CLK and other clock signals used by the transmit section of the multiplexer set. The clock generator may be synchronized by an external timing signal if desired. If no external timing signal is provided, the clock is produced by an internal crystal oscillator. The XMT MBS CLOCK is provided to a connector of the same name at the rear of the multiplexer set to provide clock for the communications interface. If the multiplexer set is configured for bipolar operation, no clock is provided.

(2) Receive section. RCV MBS CLOCK and RCV MBS DATA are converted to TTL levels by line receivers in the RCVR unit. The RCV MBS CLOCK is resynchronized by an analog phase-locked loop. RCV MBS DATA is resynchronized by a first-in-first-out buffer (FIFO) which is clocked from the recovered clock. The data and clock from the RCVR unit are then applied to the DEMUX unit. The DEMUX unit is the controller for the receive section. It detects the framing pattern and synchronizes the RCVR to the incoming data. It also contains a bit/channel counter and frame monitor. The DEMUX unit supplies serial data to the data module and channel counter signals to the VF and data modules. A PCD unit converts incoming PCM data to PAM data. This data is clocked into a serial-to-parallel register and changed to an analog signal by a digital-to-analog converter. The analog signal is demultiplexed by a 24channel analog demultiplexer. Each of the 24 outputs is stored by a sample-and-hold circuit and filtered by a low pass filter. The outputs of the low pass filters drive the VF channel modules.

f. Alarms Module. The multiplexer set monitors both internal and external (incoming) functions and provides alarms to inform maintenance personnel of faulty operation. The alarm conditions detected include loss of power, loss of input signal, remote carrier group alarm (CGA), loss of frame synchronization, and loss of output signal. The major functions of the multiplexer set are monitored and the far-end terminal automatically notified of an alarm condition. At both terminals, voice channels are automatically busied out and data channels are forced to send all is. The same action is automatically initiated if test conditions (local loop test or remote loop test) that interrupt service are manually selected. Repair or removal of the abnormal condition automatically eliminates the alarm and restores service.

g. Built-In Test Equipment (BITE) Module. The BITE module contains a 1,020 Hz oscillator and associated attenuators that provide calibrated VF signals of various levels for patching into voice channels during alignment and testing. An ac metering circuit is also provided to measure the level of VF signals patched to BITE during testing. Signaling information (M-lead) can be produced by the BITE module and patched into a voice channel, and far-end signaling (E-lead) can be monitored with an off-hook/on-hook indicator. A dc metering circuit permits the operator to monitor each voltage output of the multiplexer set power supply. The BITE module also produces digital data streams at selectable clock rates that can be patched into data channels for testing. A test data stream can be patched back to the BITE module for error assessment after it has been looped through the data channel being tested. The BITE module compares the transmitted test pattern with the received test pattern to determine if any errors have been introduced by the data channel.

h. Power. The multiplexer set contains either an ac or a dc power supply group. The ac power supply group has a transformer rectifier-filter (TRF) circuit to convert from 117 or 230 Vac, at 47 to 420 Hz, primary power to the -44 to -56 Vdc input required by the dc-to-dc converter.

Both groups contain identical dc-to-dc converters. Each dc-to-dc converter utilizes the -44 to -56 volt input to produce multiplexer set operating voltages. In the dc power supply group, the input to the dc-to-dc converter is supplied directly by the dc primary power.

2-3. Frame Structure

The multiplexer set transmits multiplexed MBS data (MBS XMT DATA), and demultiplexes received MBS data (MBS RCV DATA) using one of four configured framing structures. The four frame structures (24-channel, 12-channel, 6 channel, or 3-channel frame format), as determined by operator configuration, are described in the following paragraphs.

a. 24-Channel Frame Format. The 24-channel framing and signaling format is shown in figure 2-2. A group of 12 frames constitutes a superframe. Each frame contains one synchronizing bit so that the receiving terminal can decode, demultiplex, and distribute the incoming bit stream properly. Each superframe contains synchronizing bits that form a 12-bit sequence (identified as framing bits in fig. 2-2). This sequence is used for frame synchronization and for marking frame numbers 6 and 12, which contain E and M signaling bits. This 12-bit sequence can be subdivided into two sequences: BF(t) (framing) and BF(s) (signaling framing). Framing bits BF(t) are oddnumbered and BF(s) are even-numbered. The BF(t) bit alternates (1-0-1-0) every other frame. The receiver locates this unique sequence in the incoming bit stream to maintain or regain frame synchronization. Frame 6 occurs when the BF(s) bit is a 1 preceded by three BF(s) Os, and frame 12 occurs when the BF(s) bit is a 0 preceded by three BF(s) I's. The receiver detects this sequence to identify these two frames.

(1) Each frame consists of 24-channel words (one for each channel) plus the BF(t) or BF(s) framing bit. Each channel is sampled 8000 times per second (8000 frames per second). The channels are sampled in numerically increasing sequence, and each framing bit occurs after channel 24 and before channel 1.

(2) Each channel word consists of eight bits (B1 through B8), which are presented serially to the MBS. Since there are 24 channels, a frame consists of $24 \times 8 = 192$ bits plus 1 framing bit

= 193 bits X 8000 terminal frames per second

= 1.544 Mb/s per second. The eight bits of each channel word may represent PCM voice if associated with a VF module, or digital data if associated with a

data module. If voice, E and M signaling must be transmitted as well as the channel voice samples. This is done by time-sharing the least significant bit (B8) between voice and signaling. The B8 bits of each voice channel carry voice sample information for five frames, followed by one frame of signaling information. This is followed by five more frames of B8 voice and another frame of B8 signaling. This sequence is repeated every 12 frames.

(3) With some types of channel units, two separate signaling channels are required. Signaling bits carried by frame 6 are A signaling bits and those carried by frame 12 are B signaling bits. Channels with E and M signaling can operate properly using both A and B signaling bits only. When data channels are used, the signaling bit time sharing of B8 bit is inhibited. Thus, the full 8-bit sample is available, yielding 8 bits X 8000 samples per second = 64 kb/s of data transmission per channel.

b. 3-Channel Frame Format. The format for the 3channel mode of operation is shown in figure 2-3. The superframe consists of 24 frames, each of which consists of three channel words. The channel words consist of eight bits each, and the frame rate is 8000 frames per second. (Each channel is still sampled 8000 times per second.) In this mode, no extra bandwidth is allocated to farming, and the frame is $3 \times 8 = 24$ bits. The MBS rate is 24 X 8000 = 192 kb/s. Framing bits are transmitted in B8 of channels 1, 2, and 3 during frames 12 and 24. The signaling bits are transmitted in B8 for voice only channels during frames 6 and 18. Signaling is suppressed for data channel modules so that the full 64 kb/s data stream is available except for B8 framing bits in frames 12 and 24. The A signaling and BF(t) framing bits are time-shared in the following manner. Each channel is transmitted as an 8-bit word for frames 1 through 5, 7 through 11, 13 through 17, and 19 through 23. During frames 6 and 18, each voice channel is transmitted as a 7-bit word plus signaling, and each data channel is transmitted as an 8-bit word. During frames 12 and 24, channels 1, 2, and 3 are transmitted as a 7-bit word plus a framing bit in position B8. The framing bits occur at the same rate as the signaling bits. Once frame synchronization is achieved, the position of the signaling bits is uniquely determined without a BF(s) pattern as for the 24-channel code. Framing bits follow unique pattern to ensure optimal frame а synchronization. Every 12th frame, the polarity of the framing bits of channels 1, 2, and 3 is reversed so that the



Figure 2-2. 24-channel frame structure.



Figure 2-3. 3-channel frame structure.



(6 CHANNELS) X (800 SAMPLES/CHANNEL/ SEC) X (8 BITS/SAMPLE) = 384 KB/S

Figure 2-4. 6-channel frame structure.



Figure 2-5. 12-channel frame structure.

001 pattern appears followed by the 110 pattern 12 frames later. This pattern repeats continually. The data is split into two paths. One is delayed 12 frames; the other is undelayed. The two data streams are continuously compared in an exclusive OR circuit for a sequence of three 1 bits spaced 8 bits apart, and repeating every 12 frames. This comparison is used to achieve frame acquisition. Once achieved, the signaling data can be located during the 6th and 18th frames, midway between frame data.

c. 6-Channel Frame Format. The format for the 6channel mode of operation is shown in figure 2-4. The superframe contains 24 frames, each of which contains six channels. There are, therefore, 48 bits per frame and 1152 bits per superframe. Signaling occurs in B8 of each voice channel in frames 6 and 18. Framing occurs in B8 of channels 1, 2 and 3 of frames 12 and 24. Framing bits follow a unique pattern. Every 12th frame, the polarity of the framing bits is reversed so that 001 appears and is followed by 110 12 frames later. The framing pattern occupies B8 of channels 1, 2, and 3 every 12th terminal frame, just as for the 3-channel modes.

d. 12-Channel Frame Format. The 12-channel frame format (fig. 2-5) follows directly from the 3-channel and 6-channel formats already described. The superframe contains 24 frames and each frame contains 12 channels, yielding 96 bits per frame and 2304 bits per superframe. The MBS is transmitted at 768 kb/s. Signaling occurs in B8 of each voice channel in frames 6 and 18; framing occurs in B8 of channels 1, 2 and 3 of frames 12 and 24.

Section II. DATA TIMING GROUP

2-4. General Information

The DTG is the element of the multiplexer set that performs all functions required to multiplex and demultiplex information provided by the voice and data modules. To accomplish this, the data timing group develops timing and framing information, encodes and decodes analog voice signals, interfaces with its associated data channel units, and interfaces with the far-end terminal via the multiplexer output data, demultiplexer input data, and clock signals. Additional signals provide alarm and control functions as required for specified operation. The functional description of the DTG is divided into two sections: the transmit section and the receive section.

a. Transmit Section. Voice frequency data from the VF modules (fig. 2-6) is sampled by a 24 channel analog multiplexer in the PCM unit and then converted to PCM by the A-to-D encoder. After signaling information is added by the output control in B8 of frame 6, the transmit PCM data (delayed 16 bits to correct for the 16bit VF conversion time) is multiplexed with the encoded data from the digital channel units by the digital MUX. Framing bits and the OGA pattern are also multiplexed with the data as controlled by the frame/OGA/voice/data control circuit. The transmit data is then applied to the bipolar driver or NRZ driver of the DRIVER unit as applicable. The DRIVER unit generates the MBS clock by dividing the output from a 24.704 MHz crystal oscillator (internal clock operation) or by selecting the output from a phase lock loop synchronized to an external timing source. Whenever an external timing source is available, an activity detector enables the clock

source selector to select the external signal. If the external signal fails, switchover to the internally generated MBS clock is automatic. During internal clock operation, a clock select circuit selects the required MBS clock as determined by the multiplexer set configuration mode switches (configuration information is also supplied to the data bus control logic). The MBS clock rate selected by the clock select circuit is applied to two identical clock driver circuits, one for MBS clock and one for MBS REF CLOCK. In the bipolar mode, the clock and data are applied to the bipolar driver. A fault decoder monitors the NRZ clock and data outputs and the output from the 16 kHz phase lock loop. If loss of output occurs, the fault decoder sends an alarm enable to the multiplexer set alarm circuits. When the 16 kHz phase lock loop receives a reset channel one signal (RC1) from the data bus control logic, a 16 kb/s signal is supplied to the multiplexer set power supply to synchronize the power converter to the beginning of frame (channel 1). The data bus control logic also supplies channel counters to the VF and digital channel units and timing to the PCM for control of data bus operation.

b. Receive Section. The MBS NRZ clock and data received by the RCVR unit of the DTG (fig. 2-7), are applied to clock and data receivers. Bipolar MBS is applied to a bipolar clock/data recovery circuit via a bipolar receiver. The bipolar clock recovery circuit separates the clock and data and applies them to the bipolar/NRZ select circuit which selects the applicable format. The selected clock and data is then supplied to an elastic store



Figure 2-6. Multiplexer set transmit section block diagram.



Figure 2-7. Multiplexer set receive section block diagram.



Figure 2-8. PCM unit block diagram.

which resynchronizes the data with the recovered MBS clock from the clock recovery circuit. The clock recovery circuit selects the applicable MBS clock rate as controlled by the multiplexer set configuration switches of the mode control circuit. The mode select circuit is user-programmed to select the mode of operation and the number of channels the multiplexer set will receive. Mode control signals are also supplied to the frame sync and monitor and data bus control logic of the DEMUX unit to provide frame sync and control of the data bus. The frame sync and monitor circuit detects the frame pattern and synchronizes the channel counter to the farend set. The recovered data from the elastic store is applied to two 8-bit serial-to-parallel converters along with the recovered clock from the clock recovery circuit. The 8-bit serial-to-parallel converter in the DEMUX unit delays the data eight bits before applying it to the data channel modules. This corrects for the 8-bit delay caused by the PCM-to-VF conversion. The parallel output of this converter is also decoded by the remote alarm detector which detects a remote alarm and supplies a remote alarm-enable signal to the multiplexer set power supply. The second 8-bit serial-to-parallel converter supplies an 8-bit parallel word to a digital-toanalog converter. The output of the D-to-A converter is demultiplexed by a 24 channel analog demultiplexer which distributes the VF data to the channel modules at the correct channel times as determined by the receive channel counter from the data bus control logic. The channel counter provides 24 outputs, one for each of the 24-channel modules.

2-5. DTG Major Functions

Subparagraphs a through f below describe the overall operation of each module within the DTG.

a. PCM Unit. VF and signaling information (fig. 2-8) is received from the VF channel modules by the PCM unit and supplied to an analog input multiplexer. The analog multiplexer multiplexes the incoming signals to provide a signal analog signal containing the VF information. The multiplexed VF data is sampled by the odd group sample-and-hold and the even group sampleand hold at a time determined by the conversion control logic. The outputs of the sample-and-hold circuits remain constant over the entire conversion period of the odd group A-to-D converter and the even group A-to-D converter. The outputs of the A-to-D converters are loaded into the odd P-to-S converter and the even P-to-S converter, respectively, and shifted out serially. The even/odd output control provides timing and control signals for the two parallel-to-serial converters and the output multiplexer. The signaling information is multiplexed onto the PCM data or bit 8 (LSB) of each channel during frames 6 and 18 by the signaling control which overrides the PCM data when a signaling bit is to be inserted. The zeroizer circuits correct for offsets caused by the ratio of + and sign bits and produce a dc output which is summed with the analog data from the input multiplexer. The fault monitor circuit monitors the data from the A-to-D converters and the conversion complete signals and provides a visual indication when these signals are not present. The fault alarm bus is also pulled low whenever there is a fault.

b. MUX Unit. The MUX unit consists of two functional sections, the data formating section and the channel counter section.

(1) Data formating. Digital data from the digital channel modules (fig. 2-9) is received by the MUX unit and applied to a 16-bit data delay circuit and zero suppress circuit. Encoded PCM data from the PCM unit is applied to the zero suppress circuit and the voice/zero suppress/1 kHz tone multiplexer. The 16-bit data delay circuit delays the received real time data by 16 bits to enable it to be interleaved with VF data at the proper channel time. An OGA pattern is also supplied from the OGA control circuit to the 16-bit data delay when an outgoing alarm is received from the power supply and a transmit full alarm select signal is received from the DRIVER unit. The delayed data or OGA pattern, if received from the OGA control circuit, is supplied to the data/voice/frame MUX. The zero suppress circuit is used only when the multiplexer set is configured for 24-channel bipolar operation and a data module is strapped for alternate channel operation (a zero suppress signal is supplied to the MUX unit from the DRIVER unit). If all eight bits in the data channel are 0, and B1 through B6 of the VF channel following the data channel are 0, or if the data channel following the VF module is 0; then a 1 is injected in the B7 location of the VF channel. This prevents loss of bit synchronization in the far-end terminal during periods when the mission bit stream is zero for long periods of time. When a data/voice-enable signal is received by the zero suppress circuit, a zero suppress signal is supplied to the voice/zero suppress/1 kHz tone MUX. The voice/zero suppress/1 kHz tone MUX also receives a digital word from the 1 kHz digital tone generator. This



EL2X8009

Figure 2-9. MUX unit data formatting section block diagram.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

digital word is derived from the MBS clock and decoded by the VF modules at the far-end of the system to provide a 1 kHz sine wave. The voice/ zero suppress/1 kHz tone MUX then selects either PCM, zero suppressed PCM, or the 1 kHz digital tone and supplies it to the data/voice/frame MUX. The data/voice/frame MUX, as enabled by the data/voice enable and frame bit enable, interleaves the received digital data, PCM data, and framing bits to form the MBS data. The data/voice enable is supplied from the data/voice enable circuit as controlled by a data enable signal from the digital channel units. The frame bit pattern is supplied from the frame pattern generator (frame timing information is supplied to the PCM unit) as clocked by the MBS clock and enabled by the mode select signals from the DRIVER unit. The MBS data is then transferred to the DRIVER unit and activity monitor. The activity monitor also receives the frame bit enable and frame bit pattern. If the activity monitor detects a loss of frame bit pattern, frame bit enable, or MBS data, an alarm enable is generated and supplied to the multiplexer set power module to illuminate a fault lamp. For 17450-020 versions, the zero suppress circuit injects a 1 in bit 7 whenever bits 1 through 7 are all zeroes on any given VF channel.

(2) Channel counter. The bit/channel counter (fig. 2-10) as clocked by the MBS clock, generates timing (sequencing) signals which are supplied to the bit counter decode and channel counter decode (encoded bit count and encoded channel count, respectively). The encoded channel count output from the bit/channel counter is also supplied to the PCM unit. The bit counter decode, as clocked by the MBS clock and controlled by the channel counter decode, determines the sequencing of bits in each channel and supplies a bit count to the channel counter control and reset circuit. Timing signals derived from the bit count decode are also supplied to other circuits within the MUX unit. The channel counter decode keeps track of the channel count and supplies the count to the channel counter control and reset. Channel counters (24channel control signals) are also supplied to the channel modules to specify transmit times. The channel counter control and reset ensures proper sequencing of the bit/channel counter by providing a reset signal. The reset signal loads the bit/channel counter to its starting value and restarts the MUX unit at its. channel 1 position. An MBS clock is used to clock the channel counter control and reset and a transmit mode enable signal indicates the MUX unit's mode of operation (3-, 6-, 12-, or 24-channel).



Figure 2-10. MUX unit channel counter section block diagram.

c. DRIVER Unit. The DRIVER unit is functionally divided into two sections, the timing section and the output drivers section.

(1) *Timing.* The external timing source input (fig. 2-11) is applied to a level translator via the 78-ohm balanced external timing source receiver. The level translator converts the 0 to +5 volt output of the receiver to a -5V to 0 logic level and applies it to a phase-locked loop and external clock activity monitor. The phaselocked loop provides an output to the clock source select synchronized to the external timing input. An internal oscillator also supplies an input (24.704 MHz) to the clock source select for use during the internal clock operational mode. If the external clock activity monitor detects a loss of the external clock, the clock source select automatically selects the internal clock mode. The output from the clock source select circuit is then applied to a clock divide chain which divides the frequency of the input down to various levels. All output clocks from the clock divide chain are then supplied to the clock MUX and fault monitor. Channel mode signals from the mode select are used to select one of the clocks applied to the clock MUX corresponding to the mode selected by the mode select circuit. The MBS clock output from the clock MUX is then supplied to the MUX unit and fault monitor. The mode select also supplies channel mode signals to the MUX and PCM units to select the number of channels the multiplexer set will transmit. Zero suppress and transmit full alarm select signals are supplied to the MUX unit to select zero suppressor operation and the full remote alarm select function. If the fault monitor detects a loss of output from the clock divide chain, clock MUX, or the 16 kHz phase lock loop, it transmits a loss of output signal via the alarm bus to the fault alarm light. The 16 kHz phase lock loop provides a 16KPPS signal to the power module to synchronize switching during channel 1 reset and also reduces switching noise.

(2) *Output drivers*. MBS clock and data from the MUX unit (fig. 2-12) are first applied to the data input enable logic. Unless a local loop enable signal is received, the MBS data is then supplied to the 78-ohm balanced MBS data output driver, the 100-ohm bipolar MBS data output driver, and the loss of output detector. If a local loop enable signal is received by the data input enable logic, the MBS data is replaced by loopback data. Data received by the 78-ohm balanced data output driver is clocked out of the driver by the MBC clock and supplied to the 100-ohm bipolar MBS data output driver. An operator select switch within the bipolar driver selects either the NRZ MBS data or the bipolar MBS data and supplies it to the output of the driver. The data is clocked out by the MBS clock. The loss of output detector monitors both the MBS clock and data and generates an alarm-enable if loss of output occurs. The MBS clock is also supplied to a 78-ohm balanced NRZ MBS clock output driver and a 78-ohm balanced master clock output driver. The drivers provide the NRZ MBS clock and master clock outputs from the multiplexer set, respectively.

d. RCVR Unit. The RCVR unit is functionally divided into two sections: the receivers section and the timing section.

(1) Receivers. MBS data received by the multiplexer set (fig. 2-13) is supplied to the input data select circuit of the RCVR unit. The input data select circuit selects between the NRZ or bipolar format and applies the input data to the applicable data receiver. The NRZ data is then transferred via a level translator to the NRZ/bipolar MUX. The level translator converts the 0 to +5 volt output of the receiver to a -5V to 0 logic level. Bipolar data is transferred to the bipolar data/clock recovery circuit, which separates the data and clock and applies them to the NRZ/bipolar MUX. The fourth input to the NRZ/bipolar MUX is the NRZ clock received from the 78-ohm clock receiver via a level translator. The MUX then selects between NRZ or bipolar data and clock and supplies the applicable data and clock to the loop MUX. Data is also supplied to the all ones/remote loop detector which detects any loss of data for a period longer than the period of the data pulse. If such a loss is detected, a remote loop alarm enable is generated to cause the remote loop alarm indicator to illuminate. The loop MUX, which also receives loopback clock and data, selects between the loopback mode and the true data and clock received. To choose the loopback mode, the loop MUX must receive a loopback enable from either the external or internal loopback circuits. If an external loopback signal is received by the external loopback receiver, a level shifter converts the TIL-level signal to a -5 volt level and applies it to the loop MUX as loopback enable. The loopback select provides an operatorcontrolled internal loopback mode. Whenever the RCVR unit front panel loopback switch is set to LOOP, the loopback select supplies a loopback enable to the loop MUX. The output of the loop mux (MBS data and MBS clock) is supplied to the loss of input detector and to the timing circuits of the RCVR unit. If



Figure 2-11. DRIVER unit timing section block diagram.



EL2XB012

Figure 2-12. DRIVER unit output drivers section block diagram.


EL2X8013

Figure 2-13. RCVR unit receivers section block diagram.



EL2XB014

Figure 2-14. RCVR unit timing section block diagram.

the loss of input detector detects a loss of either the MBS data or clock, a loss of input alarm signal is supplied to the ALARM module.

(2) Timing. MBS clock and data received from the receivers section of the RCVR unit (fig. 2-14) are supplied to a FIFO. The FIFO is used to synchronize the received data with the recovered clock. The FIFO latch control, as clocked by the received MBS clock, loads the serial data received by the FIFO into a latch. The latch then stores the data until the FIFO output control supplies a load signal to the FIFO which causes the FIFO to transfer the data to the output of the RCVR unit. The FIFO latch control also divides the MBS clock by eight and supplies it as the V input to the phase lock loop. A similar signal is supplied by the FIFO output control as the R input to the phase lock loop. The phase lock loop synchronizes the phase of the two input signals and generates a 27.704 MHz clock which is supplied to the clock divide chain. The clock divide chain then divides the input clock to provide various output frequencies selectable by the clock MUX and also supplies a 4.096 MHz clock to the clock divide chain of the data modules. The clock MUX selects the applicable input clock as controlled by the channel mode enable signals from the mode select. Operator controlled switches of the mode select logic are set to select the required receive channel format. The channel mode enable from the mode select logic and the MBS clock from the clock MUX are both supplied to the DEMUX and PCD units. The recovered receiver clock from the clock MUX is supplied as an output from the multiplexer set for system timing applications. A fault detector monitors both the MBS clock from the clock MUX and 4.096 MHz clock from the clock divide chain. If the fault detector detects a loss of either input, a fault alarm enable is generated to illuminate an alarm indicator.

e. DEMUX Unit. The DEMUX unit (fig. 2-15) is functionally divided into three sections, the 24 channel acquisition section, the low rate (3, 6, or 12 channel) acquisition section, and the channel counter. The 24 channel and low rate acquisition sections use circuitry common to both. Portions of the DEMUX unit which are used for the 24-channel and low rate acquisition sections are described for the 24-channel mode only.

(1) 24-channel acquisition. RCV MBS DATA from the RCVR unit is clocked through the data input shift register by RCV MBS clock. The data input shift register is a 36-bit register tapped every eight bits to provide a 3-bit output. This output is supplied to the pattern detector to locate frame bit and superframe candidates during the low rate mode. The data input shift register also supplies an 8-bit parallel word to the remote alarm detector. If B2 is 0 at the end of a channel time, the remote alarm line will go high indicating that a remote alarm has been received. If the multiplexer set is strapped for B2 = 0 + 00001111, the 00001111 condition will be detected during channel times which contain digital information. Initially, the cycle counter and the state counter of the control unit are the 0 state. The acquisition counter (+N counter) is preset to a number equal to 256 minus the number of bits in one frame as determined by the mode select logic. When the acquisition counter reaches a count of 240, an operational gate signal (OGAT) is produced. The operational gate is 16 clocks wide. During the OGAT time 16 data bits are written into the first 16-bit register in the 24-channel pattern storage. When OGAT is terminated, the cycle counter advances to state 1 and the acquisition counter is again loaded with the preset data from the mode control logic. At the next OGAT the data in the first 16 locations in the 24-channel pattern storage is shifted into the second 16 locations while new data is shifted into the first 16 locations of the 24channel pattern storage. At the end of the second OGAT, the cycle counter is advanced to state 2. After four OGATS, the 24-channel pattern storage contains a history of the 16-bit window of the previous four frames and the cycle counter is in state 4. During the first four states of the cycle counter, the sieve memory circuit was filled with 1's. When the cycle counter enters state 4, the control unit is preset to state 4. The control unit is the sequence controller and frame bit error monitor for the DEMUX unit. When the control unit enters state 4. the DEMUX unit enters the search mode. Data from the 24-channel pattern storage is then applied to the data prediction and check logic at the next OGAT. The data prediction and check logic predicts what the next bit in the frame pattern should be from the previous four frame bits. Thus the sixteen 4-bit histories stored in the 24channel pattern storage may be examined during the acquisition cycle. If the bit predicted from these candidates compares favorably with the incoming data bit of the next frame, the candidate is said to be valid and the sieve bit which corresponds to that location in the 24-channel pattern storage is left a 1. If the predicted bit and the data bit do not compare favorably. the bit in

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

EL2X8015



Figure 2-15. DEMUX unit block diagram.

the sieve memory will be set to 0. As the data is compared the incoming data bit is compared, and stored for one-half clock time during the read cycle of the 24channel pattern storage. If the predicted bit and the received bit compare favorably, the received bit is written into the first location of the 24-channel pattern storage register. The data from the first register is shifted to the second, the second register is shifted to the third register and data in the third register is lost. This updates the register so that the next frame bit may be predicted from the previous four. After all sixteen 4-bit locations have been examined, the sieve memory is clocked by the control unit and if a 1 is left, frame is said to have been achieved. At this time, the control unit advances to state 13, the prime flip-flop is set and the cycle counter is set to state 11. When in state 13, the control unit monitors the output of the data prediction and check logic each time the first one is encountered in the sieve memory. If the predicted bit and the frame bit candidate compare favorably, the control unit will remain in state 13 and the prime flip-flop will remain set. If the bits do not compare favorably, the control unit will advance to state 14 and the prime flip-flop will be reset. If the next frame bit candidate compares favorably, the control unit will remain in state 14 and the prime flip-flop will be set. If the bits do not compare, the control unit will advance to state 15 and the prime flip-flop will be reset. This cycle continues until there have been either two good bits in a row which will return the control unit to state 13 or there have been three errors in a row which will cause the DEMUX unit to loose frame and begin a new frame search sequence. Refer to figure 2-16 for the control unit state diagram. When frame is achieved, the control unit generates the preset to one (PR1) signal which presets the channel counter to channel 1.

(2) Low rate acquisition. In the 3-, 6- or 12 channel modes, the acquisition counter divides by 288 for 3-channel operation, 576 for 6-channel operation and 1152 for 12-channel operation. A window, OGAT, is generated during the last 256 states of the acquisition counter. During this time the output of the 100,011 pattern detector is written into the pattern storage register. A 1 is written for a 100 and a 0 is written for 011. If a 100 or 011 pattern is detected, the sieve memory bit which corresponds to the location in the pattern storage register is left in the 1 state. If the data does not match, a 0 is written into the sieve RAM. At the end of four cycles, if a 1 is left in

the sieve, frame is assumed and the DEMUX enters the monitor mode.

(3) *Channel counter.* The bit/channel/ frame counter produces either 3, 6, 12 or 24 discrete channel counter pulses at the RCV CH CTR outputs. The number of channels produced is determined by multiplexer set strapping. The RCV RESET TO CH 1 signal is generated and supplied to the PCD unit. RCV frame 6/18 is generated to provide synchronization of VF signaling.

f. PCD Unit. The PCD unit (fig. 2-17) converts PCM data to VF, extracts signaling, and distributes recovered VF data to the channel modules. PCM data from the DEMUX unit is supplied to a serial-to-parallel converter which converts the data to an 8-bit word as clocked by the MBS clock and enabled by the advanced channel counter. The output from the serial-to-parallel converter is then supplied to the signaling circuit and a D-to-A converter. The signaling circuit, as clocked by the MBS clock and enabled by the advanced channel counter, extracts the 8th bit of each channel during the signaling frame to supply signaling information to the VF modules. Parallel data received by the D-to-A converter is converted to a differential current signal with a magnitude and polarity determined by the relative value of the PCM word. The converted data is then supplied to a current driver which converts the current to a voltage proportional to the input current and applies it as PAM data to the channel decode. The channel decode is driven by the channel count decoder select and the channel count decoder output select. When the sample enable provides a strobe, as clocked by the MBS clock and enabled by the advanced channel counter, the channel count decoder select circuit selects one of three 8-channel decoders in the channel decode. The channel count decoder output select then selects one of the outputs of the selected decoder through which the PAM data is applied to the VF modules. A reset signal from the DEMUX unit synchronizes the channel output decoder select and channel count decoder output select to beginning of frame. The channel decoder select and decoder output select signals are both applied to a fault monitor. If the fault monitor detects a loss of either input, a fault alarm enable is generated to illuminate a fault indicator.

2-6. DTG Circuit Descriptions

The following subparagraphs provide the de-



EL2X8016

Figure 2-16. Control unit state diagram.



EL2XB017

Figure 2-17. PCD unit block diagram.

tailed descriptions for the major circuits in each unit of the DTG.

a. PCM. Subparagraphs (1) through (10) below describe the individual circuits of the PCM unit.

(1) Analog input multiplexer (fig. FO-2, sheet 2). The analog input multiplexer consists of IC5, IC7, IC9, IC25, IC27, IC29, IC35, IC37, IC39, IC34, IC33, and IC3. The low pass filters IC5, IC7, IC9, IC25, IC27, and IC29 limit the bandwidth of the incoming signals. The outputs of each of the input filters are applied to a separate input of IC35, IC37 or IC39. Integrated circuits IC35, 37 and 39 are addressed by EC2°, EC2¹, and EC2² which are buffered and level-shifted by IC34A, B and F. Decoding of $EC2^3$ and $EC2^4$ is done by IC33A, IC3A, B and C, and IC33B and C to provide three chip select signals for IC35, IC37 and IC39. The filter outputs are sequentially sampled by IC35, IC37 and IC39 to provide a multiplexed analog signal containing the information from each of the VF channels at the correct time.

(2) Sample and hold circuits (fig. FO-2, sheet 2). Sample and hold circuits consist of odd and even groups. Both circuits are identical except for reference designators. This description applies to the odd group sample and hold circuit. The odd group sample and hold circuit consists of IC47D and IC67. The output of the analog input multiplexer is summed with the output of the zeroizer circuit by IC47D. The signal from IC47D is applied to the input of monolythic sample-and-hold amplifier IC67. Where a sample is taken, the S/H input of IC67 is made high by the conversion control logic. The signal at the input is applied to holding capacitor C135. When the S/H signal goes low, the voltage at C135 is held until the next sample pulse. The outputs of the sample and holds are provided for test purposes at the PAM ODD and PAM EVEN test points. If the output of IC65 does not exceed the level of the signal from the sample and hold, the output of IC66 will remain low and the bit will be reset to 0. The most significant bit is the sign bit which provides polarity information to the far-end terminal. If the signal is positive, the sign bit will be a 1 and if negative the sign bit will be a 0. At the next clock, the second bit is set and the capacitor again compares the voltage from the digital to analog converter (DAC) IC65 with the voltage from the sample and hold. If the voltage from the sample and hold was higher than the voltage from the DAC, the hit will be set to 1 unles the sign bit is a 1, in which case the bit will be set to 0. This is

done to shift the curve of the DAC from a +8 bit p255 low device to a +128 bit p255 device. This bit setting procedure continues until all bits have been compared. At the end of the check cycle the conversion complete signal (CC) from successive approximation register IC64 (SAR) is sent to the conversion complete logic to acknowledge completion of the conversion. The CC signal is also used to set IC53B (IC53A), which disables the DAC. The eight outputs of the SAR are applied as an 8-bit word to the odd (even) P-to-S converter.

(3) A-to-D converters (fig. FO-2, sheet 2). Ato-D converters consist of odd and even circuits. Both circuits are identical except for reference designators. This description applies to the odd group A-to-D converter. The odd group A-to-D converter consists of IC66, IC51A, IC51D, IC64, IC65, IC53B, and IC77D. The output of the sample and hold is applied to the noninverting input of comparator IC66. The comparator output is applied to 2-line-to-l-line multiplexer IC77D used for test. The control input of the multiplexer is pulled to ground which connects the output of IC66 (IC56) to IC51D (IC51C). The output of IC51D (IC51C) connects to the D input of IC64 (IC54). The eight outputs from the register provide inputs to IC65 (IC55). When the S pin of IC65 (IC55) goes low the most significant bit of the register is set high. If the analog output at 10^E+ and 10^E-is greater than the input signal level, the output of IC66 (IC56) will go high and the most significant bit will remain set.

(4) P-to-S converters (fig. FO-2, sheet 2). Pto-S converter circuits consist of odd and even groups. Both circuits are identical except for reference designators. This description applies to the odd group P-to-S converter. The odd P-to-S converter consists of IC74. The eight parallel bits from the SAR are applied to inputs A through H of IC74. While the even group A-to-D converter is performing the conversion of the next channel, data is being shifted out of the odd P-to-S converter. The CLK INH signal at IC74 is held low by the even/odd output control while the odd group DAC is converting the PAM data to PCM data. After the conversion cycle is complete, a load pulse is produced by the even/odd output control. which loads the data into the shift register. At the next clock, the CLK INH input is made high and the data is shifted out by the next eight clocks.

(5) *Conversion control logic* (fig. FO-2, sheet 2). The major components of the conversion control logic include IC21C, IC42B, IC42A, IC23A,

IC22A, IC22B, IC2A, IC12, IC23B, IC21B, IC32B and IC22C. When the XMT ADV CHAN CTR goes high, one clock is passed through IC21C. Since the D input is tied to a pulldown and is always a 1, the Q output will go high. This makes the CLR and serial inputs A and B high. Each time a clock occurs, a 1 is loaded into IC12. When IC12 receives six clocks, the 1 shifted in by the first clock will appear at the Q_H output. A delay is provided by IC2A, IC22A and IC22B prior to the time IC12 is reset. When IC23A is reset, IC12 is cleared and the cycle repeats. When the 1 shifted into IC12 by the first clock of the cycle reaches the QB output, IC42A or IC42B will go low depending upon the condition of the EC2° signal. When the QH output of IC12 goes low IC23B and IC32B are clocked. The D inputs of both flipflops are connected to EC2°. When EC2° is low, the Q output of IC23B is set to 0 and the Q output of IC32B is set to 1. The Q output of IC32B is used to enable the odd group A-to-D converter and the Q output of IC23B enables the even group A-to-D converter. At the end of the conversion cycle IC32B is reset by IC22C when a conversion complete signal is received from IC64. When the odd group conversion complete signal is received from IC54, IC23B is reset by IC21B.

(6) Even/odd output control (fig. FO-2, sheet The even/odd output control consists of IC32A, 2). IC31A, IC31B, IC41A, IC41B, IC71C, IC52F, IC22D, IC42C and IC42D. Each time the XMT ADV CHAN CTR occurs, IC32A is set. When the Q output goes high, one input of IC22D and IC71 goes high. This causes C136 to discharge through R122 and IC71C. When the capacitor has discharged, IC52F goes high causing the output of IC22D to go low. This resets IC32A. The result of this is a pulse at the Q output of IC32A. The Q output is gated with EC2° to produce a pulse when EC2° is high. This pulse is used to load the odd P-to-S converter. The Q output of IC32A clocks IC31A. The D input of IC31A is tied to the EC2° signal from the MUX The EC2° signal contains the odd/even unit. information. The Q output of IC31A is reclocked with SD7 or SD8 by IC31B and applied to the D input of IC41B which reclocks the output of IC31B and provides enable signals for the output multiplexer. The Q and Q outputs of IC41B are also used to enable the clock inhibit of the odd and even P-to-S converters while the Q output is gated with the Q output from IC41A to load the even P-to-S converter.

(7) *Output multiplexer* (fig. FO-2, sheet 2). The output multiplexer consists of IC43A, IC43B,

IC43C and IC52C. Data from the odd P-to-S converter is applied to IC43A and data from the even P-to-S converter is applied to IC43C. The odd and even outputs from the even/odd output control are applied to a second input of IC43A and IC43C. The third input of IC43A and IC43C is used to disable the data output during signaling. The outputs of IC43A and IC43C and the signaling bit from the signaling control circuit are combined by IC43B which drives the XMT PCM BUS. The data is buffered at the output of IC43B by IC52C, which drives the MUX DATA test point.

FO-2, sheet 2). (8) Signaling control (fig. The signaling control circuit consists of IC1A, IC1B, IC11, IC21A, IC21D and Q1. The level of the XMT SIG A BUS is shifted by Q1 to a TTL level. Signaling information is reclocked by IC1B with SD8 and applied via the Q output to the D3 input of IC11. To provide the D1 input of IC11 and to disable IC1B, XMT FRAME 6+12 is clocked with XMT RESET TO CH 1 by IC1A. Next, IC11 is clocked by XMT ADV CH CTR to provide a two channel delay for correction of the conversion delay. The Q2 output of IC11 is one of two signals applied to gate IC21A. When IC21A receives SD7+SD8, a low is supplied to the output multiplexer to disable IC43A and IC43C. This permits signaling data from the Q4 output of IC11 via IC21D to be substituted for the least significant bit of the PCM data.

(9) Zeroizers (fig. FO-2, sheet 2). Zeroizer circuits consist of odd and even groups, identical except for reference designators. Only the odd group zeroizer is discussed. The odd group zeroizer consists of IC45, IC47A, IC78, IC79, IC69, IC70, and IC68, The conversion complete signal from the odd group A-to-D converter is applied to the D input of IC45A. Clock for IC45A is supplied at the D8 time by the conversion control logic. When the odd group A-to-D converter completes a conversion cycle the Q output of IC45A clocks IC45B, IC69, IC70, IC78, and IC79; and ODD S/B is applied to the up/down control of IC69, IC70, IC79, and IC80. A ±128 bit counter comprised of IC45B, IC78, and IC79, is used to detect the difference between the number of positive (0) and negative (1) polarity bits. If the number of polarity bits in either direction exceeds 128 the counter will overflow, causing the count of IC69 and IC70 to increase or decrease depending upon the polarity of the sign bit which caused IC78 and IC79 to overflow. When IC78 and IC79 overflow, IC45B produces a load pulse which resets the counter to 128. An 8-bit up/down counter is comprised of IC69 and 1C70. Integrated circuit

IC68 is an 8-bit digital-to-analog converter which, with IC47A, produces a voltage proportional to the binary weights of the outputs of IC69 and IC70. The output of IC47A is summed with the PAM signal at the sample and hold input.

(10) Fault monitor (fig. FO-2, sheet 2). The fault monitor consists of one-shot multivibrators IC61 and IC63, which are triggered by the outputs of the odd (even) group zeroizers and the output multiplexer. The time constants of the one-shots are longer than the time between trigger pulses, causing them to remain triggered. If any of the signals being monitored are missing, the associated one-shot will time-out and the output will go low. The outputs of the one-shots are ORed together by IC62. If any one-shot times out, the FAULT lamp on the PCM unit will light and the FAULT ALM BUS will go low. When the FAULT TEST pushbutton is pressed, all of the one-shots are reset. This will light the FAULT lamp, the ALL FAULT TEST lamp and will pull the FAULT ALM BUS low.

b. MUX. Subparagraphs (1) through (12) below describe the individual circuits of the MUX units.

(1) Channel counter control and reset (fig. FO-3, sheet 2). The major functional components of the channel counter control and reset include IC12A, IC12B, IC15, IC16D, IC25A, and IC25B. IC15 is an eight input multiplexer which monitors the outputs of the channel counter decode circuit. Select inputs A, B and C are connected to XMT 4/8/24 CHAN MODE, XMT 6/8 CHAN MODE and XMT 12/24 CHAN MODE, respectively. When the channel counter reaches the count selected by IC15, the output will go high. The method by which the reset is generated for 24-channel operation differs from the 3-, 6-and 12-channel modes due to the frame bit being inserted between channels 24 and 1. The reset must be held back for one bit time to allow for the frame For 24-channel operation, XMT 24 CH MODE bit. disables IC25B, which prevents D8 from the bit counter decode from initiating a reset. The output of IC25B will always be high. IC25A will allow the signal from IC15 to pass through the gate and be inserted. The output of IC25A is reclocked by IC16D. At the rising edge of the pulse at pin 3 of IC12A, the Q output will go high, which generates XMT RESET TO CHANNEL 1. Integrated circuit IC12B is clocked from BMBS CLK. At the rising edge of the clock, the Q output will go low, causing IC12B to reset. Since IC12B is reset, the D input to IC12A is low. At the rise of

the next clock, the Q output of IC12A will be set to one which removes the reset signal from IC12B. This causes the XMT RESET TO CH 1 signal to be delayed by one clock period so that the frame bit may be sent. Figure 2-18 is a timing diagram for 3-, 6-, and 12channel operation. Figure 2-19 is for the 24-channel mode.

(2) *Bit/channel counter* (fig. FO-3, sheet 2). The bit/channel counter consists of 4-bit binary counters IC27 and IC17. The three low-order bits of IC27 are used as the bit counter. The remaining bit of IC27 and the four bits of IC17 are used as the channel counter. The channel counter control and reset circuit resets the bit/channel counter to the all-zero state (zeros loaded into the parallel inputs) by applying a reset pulse (CCLK) to the parallel load input (pin 9 of IC27 and IC17). The binary coded outputs from the last five stages of the bit/channel counter are buffered by IC10A through F and made available to the PCM module for channel selection.

(3) Bit counter decode (fig. FO-3, sheet 2). The bit counter decode circuit consists of IC16, IC26, IC28D, IC46B, IC55C, IC56 and IC57. The three low order bits from IC27 of the bit/channel counter are decoded by IC26. The bit 2, bit 7 and bit 8 outputs of IC26 are then reclocked with BMBS CLK-1 by IC16 and applied to data selector IC57. If the multiplexer set is operating in the 24-channel mode, the select input (pin 1) of IC57 is low. This causes the signals at the A inputs of each multiplexer to appear at the outputs. For 24channel operation SD6 is selected for SD6+SD7 and SD1 is selected for SD1+SD2. SD6+SD7 is reclocked by IC28D which delays the output by one clock period to produce SD7+SD8. If PC1 and PC2 are low and the system is configured for 24-channel operation (24 CH MODE received by IC55C), the output of IC55C will be high. This causes data selector IC57 to select the B data inputs to the selector for the period of PC1 or PC2.

(4) Channel counter decode (fig. FO-3, sheet 2). The channel counter decode circuit consists of IC6, IC7, IC8, IC9, IC18, and IC19. IC18 and IC19 decode the five high order bits of the bit/ channel counter and provide 24 negative-going outputs, which are latched by IC6, IC7, IC8 and IC9 to produce XMT CHAN CTR 1 through XMT CHAN CTR 24. The most significant bit of the bit/channel counter output enables IC18 and is inverted by IC10F to enable IC19. The twenty-fifth output of channel decoder IC19 (pin 9) is used in the 24channel mode to provide a space for the frame bit. At the end of channel 24, the



EL2X8018

Figure 2-18. 3-, 6-, and 12-channel operation timing diagram.



EL2X8019

Figure 2-19. 24-channel operation timing diagram.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

channel counter decode is allowed to advance one channel higher than channel 24 until the bit, channel counter has advanced through the bit one count before the bit channel counter is reset. This provides a 1-bit space for insertion of the frame bit.

(5) Data/voice enable (fig. FO-3, sheet 3). The data/voice enable consists of IC4E, IC46D, IC49, and IC50. The XMIT CONT BUS signal determines whether the data from the channel module is voice or If the channel being sampled contains a data data. module XMIT CONT BUS will be high. If the channel is a voice frequency channel, the XMT CONT BUS will be low. When XM3T CONT BUS is received it is inverted by IC4E and applied to the D inputs of IC50 and to one input of IC46D. The data at the D input of IC50 is clocked by D2 and held in IC50 until D8 time when it is shifted into the first stage of three-stage shift register IC49. At SD7+SD8, the data stored in IC50A is loaded into the first stage of the shift register. Each time SD7+SD8 occurs, the data in IC50A is loaded into the register and data already in the' register is shifted to the next stage. The 1Q output of IC49 is connected to IC46D. Timing diagram figure 2-20 shows the timing relationships of the clocks and XMIT CONT BUS to the output of IC49, IC50A and IC50B. IC50B reclocks the XMT CONT BUS with D2. This delays the data on the control bus by one bit time. The outputs of IC49 contain a history of the previous three channels, which are used by the zero suppressor.

(6) Zero suppressor (fig. FO-3, sheet 3). The XMT PCM BUS is buffered and inverted by IC4A, reinverted by IC5A and applied to one input of NAND gate IC45A. The other input of IC45A is driven by SD8. SD8 is high except during the D8 time. This enables IC45A to pass the first 7 bits of the PCM word. The output of IC45B passes the output of the 16 bit data delay if DLY 2 is a 1 (indicates that the previous channel was a voice channel). The output of IC45C is used to enable flip-flop IC35B, which is clocked by BMBS CLK when Q is high due to the action of IC55A. If the D input goes low during B0 through B7, the flip-flop will be set and the clock disabled by IC55B. If the channel being sampled is data and the previous channel was voice, IC36C will pass and invert the data. Monitoring of PCM DATA bits one through seven is (tone by IC35A. If any of the bits are low, the Q output of IC35A will go high and disable the clock to the flip-flop for the remainder of the channel time. If no zeros are detected, a 1 will be present at the output of IC35B at the end of the first seven bits. IC36C monitors XMT CONT BUS delayed by one channel time, XMIT CONT BUS delayed three

channel times, and XMT DATA from the data channel modules. If the data channel remains high for the first seven bits and the previous 2 channels were data channels, then output of IC36 will remain low. If any bit is low the Q output of IC36-will go low and disable the lock until the next SD8. At the end of channel time if the Q output of IC35A or IC35B is low, the output IC46A will be high. IC24B enables IC36B by ANDing ZERO SUPPRESS and SD6+SD7. If the zero suppress line is low and the output of IC46A is high, a 0 will be inserted in B7 of the VF channel module. For 17450-020 versions (fig. FO-3A, sheet 3) zero suppression, the XMT PCM BUS is buffered and inverted by IC4A, reinverted by IC5A and applied to the D input of flip-flop IC35B, which is clocked by BMBS CLK when Q is high due to the action of IC55D. If the D input goes high during BO through B7, the flip-flop will be set and the clock disabled by IC55D. If any bit is high the Q output of IC35B will go low and disable the clock until the next SD8. At the end of channel time if the Q output of IC35B is low, the output IC464 will be high. IC24B enables IC36B by ANDing ZERO SUPPRESS and SD6+SD7. If the zero suppress line is low and the output of IC46A is high, a 1 will be inserted in B7 of the VF channel module

(7) 1kHz digital tone generator (fig. FO-3, sheet 3). The 1 kHz digital tone generator consists of IC13A, IC13B, IC22A, IC23, IC34A, and IC34B. Integrated circuits IC13A and IC13B comprise a ÷3 counter which is clocked once each frame by R1. The Q and Q outputs of IC13B are used as inputs to IC23, and 8-bit parallel-in serial-out shift register. Integrated circuit IC22A is a ÷2 counter which is clocked from IC13A. This flip-flop generates the sign bit, which is loaded into IC23 at the same time the data bits are loaded. The count sequence of IC13A. IC13B and IC22A is such that IC23 is loaded with a +97, +116, -97, -116 sequence to produce a 1 kHz tone at the output of each VF channel in the far-end set. As controlled by BMBS CLK and CH2, IC34A and IC34B strobe the parallel inputs into the shift register.

(8) *Voice/zero-suppress/1 KHZ MUX* (fig. FO-3, sheet 3). The voice/zero-suppress/1 KHZ MUX consists of IC24C, IC31A and IC46C. With the 1 KHZ TONE switch in the OFF position, IC31A passes PCM data or data from the 16 bit delay. With the 1 KHZ TONE switch in the ON position, IC46C passes the output of the 1 KHZ digital tone generator. The outputs of IC31A and IC46C are combined by IC24C. (9) *Data/voice/frame MUX* (fig. FO-3, sheet 3. The data/voice/frame MUX consists of IC32, IC25C, IC14A, IC3B, IC3C, and IC3D. The dual 4-input multiplexer IC32 is controlled by the data, voice enable and frame pattern generator. The data/voice enable output applies a control signal to the A input of IC32. When the A input is low, the output of the voice/zero suppress 1 KHZ MUX is selected. When the A input is high, the output of the 16 bit data delay is selected. When a frame bit is to be sent, the B input of IC32 is brought high and the frame bit is selected regardless of the state of the A input. The 1Y out



Figure 2-20. Data/voice enable timing diagram.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

put of IC32 is then supplied to the driver unit as XMT MBS DATA via gate IC25C. If an on-going alarm is received from the OGA control circuit, IC25C is disabled and XMT MBS DATA is not supplied to the driver unit. The output of IC25C is buffered by IC3B and IC3C before it is applied to the test point and the output connector. The second section of IC32 maintains a logic zero at the FRAMING BIT PATTERN test point except when a valid frame bit is present. The output of section 2 of IC32 is buffered by IC14A and IC3D before being applied to the test point.

(10) OGA control circuit (fig. FO-3, sheet 3). If an OGA is present, the output of IC45D goes low for the D2 time. This causes the output of IC25C in the data/voice/frame MUX to go high regardless of the condition of the data/ voice/frame MUX. If the multiplexer set is strapped for digital alarm (B2=0+11110000) IC55B is enabled by XMT FULL ALARM SEL. When the OGA line is high, the first 8 bits of the 16 bit data delay circuit are loaded with the 11110000 pattern at the beginning of each channel.

(11) Frame pattern generator (fig. FO-3, sheet
3). The frame pattern generator comprises three main sections: 24-channel frame pattern encoder, 3/6/12-channel frame pattern encoder, and multiplexer select logic. These circuits are described below.

(a) 24-channel frame pattern encoder. The 24channel frame pattern encoder consists of IC28C, IC39, IC38C, IC48D, IC48C, IC48B, IC58A, IC58B, IC40A, and IC40B. Flip-flop IC28C is clocked by BMBS CLK-1, and quad flip-flop IC39 is clocked by RC1 (reset to channel 1). The timing diagram for the 24-channel frame pattern encoder is shown in figure 2-21. The clear circuit (IC38C, IC48D, and IC28C) prevents illegal states of flipflop IC39. The logic gates IC48C, IC58B, IC58A and IC48B) generate a signal that is typically low for 1.4 milliseconds and high for 0.1 millisecond at IC48B. The first three flip-flops within quad flip-flop IC39 (1Q, 2Q and 3Q) form a modified ring counter which circulates ones and zeros as shown in the diagram. The FR-12 output of IC48B is coupled to the 3-, 6-, and 12-channel frame pattern encoder. The logic signal from IC40B controls the multiplexer select logic.

(b) 3-, 6-, and 12-channel frame pattern encoder. The 3-, 6-, and 12-channel frame pattern encoder consists of IC28B, IC22B, IC28A, and IC47, IC25D, IC38A, IC48A, and IC58F. The timing diagram of this circuit is shown in (figure 2-22). Signal D2 indicates the presence of the bit of the word. Signal PC3 indicates the presence of the third channel of a frame. Upon receipt of the frame 12 signal (FR12) and third channel signal (PC3), IC38A goes low assuming 3-, 6-, 12-channel operation). This signal is then clocked through flip-flop IC47 and fed back to clear IC47 via IC48A and IC28A. The output of this circuit is sent directly to the multiplexer select logic through IC40C. The illustration shows how a logical 110 frame bit pattern is generated in the XMT MBS DATA. At the leading edge of the next frame 12 gate, flip-flop IC22B toggles to the 0 state and causes IC40C to produce a logical 001 frame bit pattern.

(c) Multiplexer select logic. The multiplexer select logic comprises gates IC37A, IC37B, IC37C, IC37D, and IC38B. If 3-, 6- or 12-channel mode is selected, the 24 CH MODE signal enables NAND gates IC37D and IC38B. Logic lines from the 24-channel frame pattern encoder via IC37D-13, and 3-, 6-, 12-channel frame pattern encoder via IC37A determine the logic level of frame bits to be supplied to the data/voice/frame multiplexer (IC32). The logic level of the frame bit selection (B input IC32) is determined by IC38B, IC37C and IC37B.

(12) Activity monitor (fig. FO-3, sheet 3). The activity monitor consists of IC41A, IC41B, IC51A, IC51B, IC53, IC54B and IC54C. Integrated circuits IC41A, IC41B, IC51A, and IC51B are retriggerable monostable multivibrators. The period of the data and clock signals is much shorter than the time-constant of the monostable, so that the Q outputs of each monostable will be high as long as the input signals are present. The Q outputs of IC41A, IC41B, IC51A, and IC51B are NORed by IC53A. The output of IC53A is inverted by IC54B and the FLTALMBUS is pulled low when an alarm is present. The reset lines of IC41A, IC41B, IC51A, and IC51B are connected to FAULT TEST switch S1. When S1 is pressed, the resets are brought low causing the Q outputs of IC41 and IC51 to go high. The ALL FAULT TEST lamp is illuminated by IC53B when all Q outputs are high.

c. DRIVER. Subparagraphs (1) through (15) below describe the individual circuits of the DRIVER unit. The first three pages of schematic FO-4 (1, 2, and 3) show the earliest configuration (DVR02)The next three pages (4, 5, and 6) show latest configuration (DVR04). Although the two circuits are almost identical, the reference designations have been changed. The reference



Figure 2-21. Timing diagram of 24-channel frame pattern encoder.



EL2XB022



TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

designators contained in parenthesis apply to DVR04 and the reference designators not contained in parenthesis apply to DVR02. Table 3-1 in chapter 3 specifies what serial numbers were built to each configuration.

(1) 78-ohm balanced external timing source receiver (fig. FO-4, sheet 2 or 5). The 78-ohm balanced external timing source receiver consists of IC5B (IC12B) and differential line receiver. The inputs of the line receiver are clamped to 3.3 volts to prevent damage to the receiver by transients on the inputs.

(2) Level translator (fig. FO-4, sheet 2 or 5). The level translator consists of differential comparator IC15A (IC62A) which converts the 0 to +5 volt output of the 78-ohm balanced external timing source receiver to a -5V to 0 logic level required by the -5 volt referenced logic on the remainder of the DRIVER unit.

(3) External clock activity monitor (fig. FO-4, sheet 2 or 5). The external clock activity monitor consists of IC23B (IC24B) and IC33C (IC53C). Integrated circuit IC23B (IC24B) is a retriggerable monostable multivibrator triggered by the output of the level translator. The time constant of C31 (C26) and R59 (R31) is much greater than the period of the EXT TIMING SOURCE. As long as an external timing source is present, IC23B (IC24B) will remain in the triggered state. If there is no external timing source present, IC23B (IC24B) will time out causing the Q output to go low. The front panel EXT TIMING SOURCE lamp is driven by IC33C (IC53C).

(4) *Clock source select circuit* (fig. FO-4, sheet 2 or 5). The clock source select circuit consists of IC44C (IC5D), IC12 (IC22), and IC22C (IC32E). When no external timing source is present, IC12A (IC22A) connects the internal oscillator to the clock divide chains. When an external timing source is present, the output of the 24.704 MHz VCO is connected to the clock divide chains. IC22C (IC32E) and IC44C (IC5D) are used to supply an external clock to the DRIVER unit for test purposes.

(5) *Phase detector* (fig. FO-4, sheet 2 or 5). The phase detector consists of IC4 (IC51), IC14 (IC52), IC21 (IC61), Q1 (Q11), Q2 (Q12) and Q3 (Q13). Integrated circuits IC14 (IC52) and IC21 (IC61 are \div 8 counters, which divide the XMT MBS CLOCK and the external timing source from the level translator by eight and apply them to phase comparator IC4 (IC51) which compares .he edges of the signals from IC14 (IC52) and IC21 (IC61). If the phase of the external timing source leads the phase of the XMT MBS CLK, the phase comparator produces an output at the U1 output of IC4 (IC51). This causes Q3 (Q13) to turn off and Q1 (Q11) to turn on. When Q3 (Q13) is conducting, a ground is placed on the input of the loop filter. When the phase relationship of the phase comparator inputs is reversed, the D1 output of IC4 (IC51) produces an output which turns Q1 (Q11) on. This provides a negative voltage at the input of the loop filter.

(6) Loop filter (fig. FO-4, sheet 2 or 5). The loop filter consists of IC3 (IC31) and its associated components which comprise an active low pass filter. This filter averages the phase pulses to provide an error voltage proportional to the difference in the number of negative and ground pulses from the phase comparator. On late-model DRIVER units updated to provide bipolar loopback capability (fig. FO-4A) the loop filter circuitry is configured to provide a second-order low-pass response with a corner frequency near 350 Hz.

(7) 24.704 MHz VCO (fig. FO-4, sheet 2 or 5). The 24.704 MHz VCO consists of IC31B (IC21B) and its associated components. The VCO output frequency from voltage-controlled multivibrator IC31 (IC21), is controlled by the error voltage from the loop filter. Late-model DRIVER units updated to provide bipolar loopback capability (fig. FO-4A) rely on the use of a voltage controlled crystal oscillator (VCXO). The VCXO has enough allowable deviation to provide the required \pm 200 Hz frequency range from the nominal 1.544 MHz. The use of a crystal in the voltage controlled oscillator helps to stabilize the output frequency in response to high frequency noise voltages and also provides assistance in attenuation of phase noise frequencies above 350 Hz.

(8) Clock divide chains (fig. FO-4, sheet 2 or 5). The clock divide chains consist of IC53 (IC34), IC36D (IC65F), IC54A (IC44B), IC55 (IC35), IC6D (IC55C), IC54B (IC44A), IC46A (IC45A) IC43 (IC14), IC52 (IC33), IC56 (IC36), IC42 (IC46), IC31B (IC25B), and IC41 (IC26). A counter formed of IC53 (IC34), IC36D (IC65F), IC54A (IC44B), IC55 (IC35), IC6D (IC55G), IC54B (IC44A) and IC46A (IC45A) divides by the ratio of $192/193 \div 8$ to produce a 3.072 MHz clock. Integrated circuit IC53 (IC34) is a +16 counter. Integrated circuit IC55 (IC35) is a +16 counter which is loaded with 00102 to create a ÷12 counter each time IC53(IC34) generates a carry output. After 192 counts, a carry will occur from both IC53 (IC34) and IC55 (IC35). When this occurs IC53 (IC34) is loaded with 1111² and IC55 (IC35) is loaded with 0010² and the cycle is repeated. A four bit binary counter is formed by IC43 (IC14), which divides the 3.072 MHz clock by 2^4 , 2^8 , and 2¹⁶ to produce

768 kHz, 384 kHz and 192 kHz clocks respectively. In conjunction with IC53 (IC34) and IC55 (IC35), IC56 (IC36) divides the 24.704 MHz clock by a ratio of 192/193 \div 3 to produce 8.192 MHz. Each time the 192/193 \div 8 counter generates a load pulse and IC56 (IC36) is in its maximum count state, a pulse is produced at the output of IC42 (IC46), which loads a 1101² into the counter. The QA output of IC56 (IC36) is divided by two by IC31B (IC25B) and buffered by IC32C (IC13C) to produce XMT 4.096 MHz CLK BUS. The 4.096 MHz is divided by 2⁸ and 2¹⁶ by IC41 (IC26) to produce 512 kHz and 256 kHz clocks. The 24.704 MHz clock is divided by 16 by IC52 (IC33) to produce a 1.544 MHz clock.

(9) Mode select (fig. FO-4, sheet 2 or 5). The mode select circuit consists of S3, IC35C (IC16C), IC44A (IC5A) and IC44B (IC5B). Switch S3-A through S3-E selects the number of channels the multiplexer set will transmit. XMT 4 selects CH MODE, XMT 6 CH MODE, XMT 8 CH MODE, XMT 12 CH MODE and XMT 24 CH MODE signals are produced. Settings of S3 are encoded by IC35C (IC16C), IC44A (IC5A) and IC44B (IC5B) to produce a three-bit binary code (XMT 4/8/24 CH MODE, XMT 6/8 CH MODE and XMT 12/24 CH MODE). When all three lines are low, the multiplexer set is in the three-channel mode. Zero suppressor operation is done by S3-F, which produces the ZERO SUPPRESS signal. FULL REMOTE ALARM SELECT function is performed by S3-H, which produces the XMT FULL ALM SEL signal.

(10) *Clock MUX* (fig. FO-4, sheet 2 or 5). The clock MUX consists of IC34 (IC4). The 192 kHz, 256 kHz, 384 kHz, 512 kHz, 768 kHz and 1.544 MHz clocks are applied to the DO through D5 inputs of IC34 (IC4). Signals XMT 4/8/24 CH MODE, XMT 6/8 CH MODE and XMT 12/24 CH MODE are used to select one of the clocks which corresponds to the mode selected by the mode select circuit. The Y output of IC34 (IC4) is buffered by IC32A (IC13A) to produce XMT MBS CLK. Then W output is buffered by IC36F (IC65B) to produce XMT MBS CLK.

(11) 16kHz phase lock loop (fig. FO-4, sheet 2 or 5). The 16 kHz phase lock loop consists of IC22E (IC32D), IC51 (IC42), IC22D (IC32F), IC22F (IC32C), IC23A .(IC24A), and IC31A (IC25A). The 16 kHz phase lock loop receives a XMT RESET TO CH 1 signal which is applied via inverter IC22E (IC32D) to phase lock loop IC51 (IC42). IC31A (IC25A), as clocked by the VCO output (pin 4) of IC51 (IC42), provides the second input to the phase-locked loop. The output of IC51 (IC42) is also supplied to one-shot IC23A (IC24A) which divides the signal down to 16 kHz. The output of the 16 kHz phase lock loop is then supplied as 16KPPS SYNC via buffer IC32D (IC13D) to the power module, TP5, and the fault monitor.

(12) Fault monitor (fig. FO-4, sheet 2 or 5). The fault monitor consists of IC25 (IC43), IC24 (IC54), IC33A (IC53A), IC33B (IC53B), DS1, and S1. Integrated circuits IC24A (IC54A) and IC24B (IC54B) are retriggerable monostable multivibrators with inputs supplied via flip-flops IC25B (IC43B) and IC25A (IC43A), respectively. The 16 KPPS SYNC signal included by IC25B (IC43B) from the 16 kHz phase lock loop with XMT 1.544 MHz from the clock divide chains. The XMT MBS CLK signal is clocked by IC25A (IC43A) from the clock MUX with XMT 4.096 MHz CLK BUS from the clock divide chains. Because the data period is much shorter than the time constant of the monostable multivibrators, the Q output of each mono-stable will be low as long as the input signals are present. The outputs of the multivibrators are NORed by IC33A (IC53A) and IC33B (IC53B). A detected fault (loss of input of IC25A (IC54A) or IC25B (IC54B)) will cause DS1 to illuminate and FAULT ALARM BUS to be supplied as an output from the DRIVER unit. When S1 is pressed, flip-flops IC25A (IC43A) and IC25B (IC43B) are reset causing the input to the multivibrators to go low and FAULT lamp DS1 to illuminate.

(13) 100-ohm bipolar MBS DATA OUT driver (fig. FO-4, sheet 3 or 6). The 100-ohm bipolar MBS DATA OUT driver consists of IC36B (IC65D), IC36C (IC65E), IC26A (IC45B), IC6A (IC55D), IC36A (IC65C), IC16A (IC56B), IC6B (IC55A), IC6C (IC55B), Q4 (Q1), Q5 (Q2), T1, and S2. The reset input of IC26A (IC45B) disables the flip-flop when LOCAL LOOP is low to prevent data from being transmitted when the multiplexer is in local loop. If. XMT MBS CLK is low and the Q output of IC26A (IC45B) is low, the output of IC36A (IC65C) will be low. Each time this occurs the states of the Q and Q outputs of IC16A (IC56B) are reversed. The outputs are then ANDed with the data to produce an output from either IC6C (IC55B) or IC6B (IC55A), depending upon the states of the Q and Q outputs of IC16A (IC56B). The outputs of IC6C (IC55B) and IC6B (IC55A) are ac-coupled to drivers Q4 (Q1) and Q5 (Q2) which drive transformer T1. If Q5 (Q2) is being driven the current flow in the primary is from one to two and the output of T1 will be 5+ and 7-. Conversely, if Q4 (Q1)

is being driven, current flow in the primary will be from three to two and the output will be -5 and 7+. Switch S2 connects the output of the 100-ohm bipolar MBS DATA OUT driver or the 78-ohm balanced MBS DATA OUT driver to the MBS DATA OUT connector and to the +MBS DATA and -MBS DATA test points.

(14) 78-ohm bat MBS DATA OUT driver, 78ohm bal NRZ MBS CLK OUT driver, and 78-ohm bal MASTER CLK OUT driver (fig. FO-4, sheet 3 or 6). These drivers are identical so only the 78-ohm bal MBS DATA OUT driver is discussed. The XMT MBS CLOCK signal is applied to the input of two differential output line drivers with characteristic 78-ohm impedance. One driver provides a master clock and the other provides MBS clock. An identical 78-ohm balanced driver provides the MBS All three circuits function identically, DATA output. although the first two provide clocks and the latter data. The latter driver functions will be described. The synchronously clocked data from the output of IC26A (IC45B) is presented to two pairs of phase splitters: Q9/Q13 (Q9/Q10) and Q6/Q10 (Q3/ Q4). Each pair is common-emitter coupled, with the Q10 (Q4) and Q13 (Q10) bases referred to system ground. An input signal level approaching -5V cuts off Q9 (Q9) and turns on Q6 (Q3), causing Q13 (Q10) to conduct heavily and Q10 (Q4) to be cut off. The collector outputs of these phase splitter pairs provide the input signals to the push-pull driver pairs of Q8/Q12 (Q7/Q8), and Q7/Q11 (Q5/Q6), Under the given conditions, Q7 (Q5) and Q12 (Q8) are cut off while Q8 (Q7) and Q11 (Q6) are conducting heavily. This causes R25 (R42) to be sourced with approximately +5V and R28 (R49) with approximately -5V and heavy current flow from R39 (R43) and the external load. This push-pull differential current driver is capable of driving long distances over a twinaxial cable of 78-ohm characteristic impedance with minimum losses and reflections when properly terminated.

(15) Loss of output detector (fig. FO-4, sheet 3 or 6). The loss of output detector consists of IC67A (IC64A), IC67B (IC64B), IC66B (IC63B), IC66A (IC63A), IC33D (IC53D) and DS3. XMT MBS CLK and XMT MBS DATA are monitored by retriggerable monostable multivibrators IC67A (IC64A) and IC67B (IC64B). If clock and data signals are present, the monostable multivibrators remain in the triggered state. If either clock or data is missing the applicable monostable will time out causing the Q output to go high and the Q to go low. If either of the monostables times out, IC33D (IC53D) will illuminate OUTPUT LOSS lamp DS3 and IC66A (IC63A) will produce the LOSS OF OUTPUT signal.

d. RCVR Unit. Subparagraphs (1) through (21) below describe the individual circuits for all configurations of the RCVR unit shown in schematic figure FO-5 (configurations RCV02, 04, 06, and 08). The Reference Designation Effectivity List indicates all changes in reference designation. The columns marked RCV06 and RVC08 compare to the reference designations shown in the sche-

matic. Columns marked RCV02 and RCV04 indicate what these components were labeled in earlier configurations. The integrated circuit (IC) reference designations were not changed and therefore are not shown. Table 3-1 in chapter 3 specifies what serial numbers were built to each configuration.

(1) 78-ohm data receiver (fig. FO-5, sheet 2). For NRZ operation, data is applied to a 3 dB attenuator consisting of R21, R22, R23, and R24. The data at the output of the attenuator is clamped to 3.3 volts by CR10, CR11, CR12 and CR13 and applied to a differential line receiver, IC41A. The polarity of the signal at pin 1 is compared by IC41A with the signal at pin 2. If pin 1 is more positive than pin 2, the output at pin 4 will be a logic 1. If the signal at pin 1 is negative with respect to pin 2, the output will be a logic 0. The output of IC41A is applied to the input (pin 3) of IC51A. IC51A is a level shifter which shifts the 0 to +5 volt output of IC41A to a 0 to -5 volt level required by the logic in the data timing group.

(2) 78-ohm clock receiver (fig. FO-5, sheet2). Operation of the 78-ohm clock receiver is identical to the 78-ohm data receiver.

(3) *Bipolar receiver* (fig. FO-5, sheet 2). Bipolar data is applied to a 3 dB pad to terminate the input and to minimize reflections caused by input transformer T1. The secondary of T1 is center-taped which provides two outputs to differential line receiver IC44. The noninverting inputs, pins 1 and 12, are biased at approximately 0.7 volt. Due to the 180° phase shift of T1, IC44 will produce a pulse for positive data transitions (pin 4) and negative data transitions (pin 9). The outputs of IC44 are ORed together by IC54B to produce an output regardless of the polarity of the bipolar transition.

(4) *Bipolar clock recovery* (fig. FO-5, sheet 4). Bipolar data from the bipolar receiver is used to clock flip-flop IC64B. The J input is connected to the QD output of ÷15/16/17 counter IC74. The QD output of IC74 is inverted by IC55D and applied to the K input of IC64B. If the signal from the bipolar receiver transitions from high to low during the time the QD output of IC74 is high, the Q output of IC64B will be high. The Q output is NANDed by IC54A with the output of bipolar receiver and DC LOAD. The output of IC54A provides an upclock signal to up/down ÷16 counter IC75. If the bipolar data transition occurs during the time QD of IC74 is low, the Q output of IC64B will be high. This is NANDed with the bipolar data and DC LOAD by IC54C which supplies a down clock to IC75. If the phase of the bipolar data leads the QD output of IC74, the Q output of IC64B will be low more often than it will be high. Conversely, if the phase of the bipolar data lags the QD output of IC74, the Q output of IC64B will be high more often than it is low. Due to the difference in the number of up and down clocks produced by IC64B, IC54A and IC54B, IC75 will eventually overflow or underflow, causing IC65 to increment or decrement by 1. Initially, IC64B is preset to a 0001 condition so that it will not provide an output to the ÷15/ 16/17 counter until there has been a total of 128 more error pulses in one direction than in the other. Each time a borrow or carry pulse is produced by IC65, a DC LOAD is generated, which sets IC65 to 0001 and IC75 to 0000. When a carry is produced, the carry output of IC65 goes low. The carry is applied to the J input of IC62B, inverted by IC55B, and applied to the K input. When the 24.704 MHz clock from IC52 goes low, the data at the J and K inputs are transferred to the Q and Q outputs. Since the previous Q output of IC62B was a zero, the Q of IC62A will be a zero and the Q a one. Since the output to IC73A is low only when Q of IC62B and Q of IC62A are both high, the one from IC62B is shifted to the Q output of IC62A at the fall of the next clock. This produces a negative-going pulse one clock period wide. The output of IC73A is used to disable the parallel-enable input of IC74 when a carry pulse occurs. Variable length counter IC74 divides by 15, 16 or 17 depending on the conditions presented by the borrow and carry outputs of IC65. Since a carry pulse has occurred and the parallel enable is low, the counter will be loaded with 0001. This causes the counter to divide by 15. If no borrow or carry pulse occurs when the counter reaches its maximum count, no load pulse will occur and the counter will divide by 16. If a borrow is generated by IC65, flip-flop IC63B is set to a 1 at the fall of the first clock after the borrow occurs. The Q output of IC63B is NANDed with the TC output of IC74. Each time IC74 reaches its maximum count TC is produced. When TC occurs and Q of IC63B is set, the output of IC73 goes low and loads the counter to the 0000 state. The L input of IC74 remains low for one clock period which lengthens the time that the counter will count until ATC is generated by one clock, making the counter divide by 17. Each time a borrow or carry is produced, IC73B sets the Q output of IC63A low until the next TC occurs to reset IC65 and IC75. When the first clock after TC occurs, the Q output of IC63A is set to 1 and the sequence is

repeated. The QD output of IC74 is used to enable the K input and is also inverted by IC55D and applied to the J input of IC64A. The Q output of IC64A is the recovered clock which is selected by the NRZ/bipolar MUX when the multiplexer set is configured for bipolar operation.

(5) *Bipolar data recovery* (fig. FO-5, sheet 2). The output of the bipolar receiver is applied to the J input of IC72A. The receiver output is also inverted and applied to the K input. The recovered bipolar clock is applied to the clock input of IC72A. If the bipolar receiver output is high at the clock transition, the output of the bipolar data recovery circuit will be a one-for-one clock period.

(6) *NRZ-bipolar MUX* (fig. FO-5, sheet 2). NRZ clock and data or bipolar clock and data are selected by the bipolar MUX. If S3G is open, the output of the bipolar data recovery circuits is selected by the multiplexer. Conversely, if S3G is closed, the output of the NRZ clock and data receivers are selected.

(7) *Loop MUX* (fig. FO-5, sheet 2). The loop MUX selects either the output of the NRZ/ bipolar MUX or the loopback clock and loopback data from the DRIVER unit. In the normal configuration, the output of the NRZ/bipolar MUX is selected by the loop MUX. If the loop switch is in the loop position or an external loopback command is present, the loop MUX connects loop back clock and loopback data to the clock recovery and FIFO circuits.

(8) Loss of input detector. (fig. FO-5, sheet 2). The loss of input detector consists of retriggerable monostable multivibrators IC77A and IC77B. The time constant of the monostable multivibrators is longer than the period of the clock and data pulses. As long as clock and data pulses are present, the output of the monostable remains in the triggered condition. If there is a loss of clock or data, the respective monostable multivibrator will go low causing the output of IC37C to go high. This produces a LOSS OF INPUT signal which is supplied to the alarm module. The LOSS OF INPUT signal is also supplied, via inverter IC36F, to INPUT LOSS lamp DS2 to cause the lamp to illuminate.

(9) *Phase detector* (fig. FO-5, sheet 3). The clock output of the loop MUX is divided by eight by the FIFO latch control and applied to the V input of IC57. The R input of phase comparator IC57 is driven by RCV MBS CLK and divided by eight by IC67. If the rising edge of the signal at input V occurs before the rising edge of the signal at the R input, the D1 input will go low, causing Q13 to conduct. Q11 pulls the base of Q12 to

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

ground, which causes it to conduct. This places -12V at the collector of Q12. If the phase relationships are reversed, the D1 output turns Q11 on, which places a ground level at the collector.

(10) *Loop filter* (fig. FO-5, sheet 3). The loop filter is a two-pole active low pass filter, which averages the number and width of the pulses from Q11 and Q12 and produces a voltage proportional to the average at the output. The output of the loop filter is clamped by VR5 to prevent the control voltage to the VCO from exceeding -5 volts and to prevent the voltage from going positive.

(11) 24.704 MHz VC0 (fig. FO-5, sheet 3). The 24.704 MHz VC0, IC45B, produces a square wave output. The frequency at which IC45B oscillates is determined by C38 (C36), C43 (C56) and the voltage from the loop filter.

(12) *Clock source select* (fig. FO-5, sheet 3). The clock source select circuit consists of IC46A, B and D and IC40B. This circuit is included for board-level testing. In normal operation, clock from the VCO passes through IC46B and IC46A. For test, the TST RCV CLK ENABLE is brought low. This disables IC46B and enables IC46A.

(13) Clock divide chains (fig. FO-5, sheet 3). The 24.704 MHz clock is divided by 16 by IC18 to produce 1.544 MHz for 24-channel operation. The 24.704 MHz is also divided by a ratio of 192/193 \times 8 by IC47, IC49, IC38A, IC38B, IC39A, IC39B, and IC28B to produce a frequency of 3.072 MHz. The 3.072 MHz is further divided by IC27 to produce 768 kHz, 384 kHz and 192 kHz. The 24.704 MHz clock is also divided by a ratio of 192/193 \times 3 by IC28A, IC48 and IC58 to produce 4.096 MHz. The 4.096 MHz clock is further divided by IC26 to produce 512 kHz and 256 kHz clocks. The Q of IC28A is buffered by IC37D, which drivers the receive 4.096 MHz clock bus.

(14) *Clock MUX* (fig. FO-5, sheet 3). The clock divider outputs with the exception of the 4.096 MHz clock are applied to the inputs of the clock MUX which selects one of the clocks. The clock selected by the MUX is dependent upon the control signals from the mode select. The outputs of the clock MUX are buffered by IC37A and IC37B to produce RCV MBS CLK and RCV MBS CLK. IC40C and IC40E buffer the RCV MBS CLOCK signal at the RCV MBS CLK test point.

(15) *FIFO* (fig. FO-5, sheet 3). The FIFO consists of 8-bit serial-to-parallel shift register IC80, which is clocked by CLOCK IN. When eight bits of data have been clocked through the

register, the FIFO latch control strobes 4-bit latches IC69 and IC70, which hold the eight data bits as parallel data until parallel-to-serial shift register IC60 has clocked out the previous eight bits. When the last bit has been clocked out of IC60, the FIFO output control provides a load pulse, which loads the contents of the two 4-bit latches IC60 and the process is repeated. The OH and OH outputs of the FIFO output register are applied to the J and K inputs of IC50A. IC50A reclocks the data. The Q of IC50A is inverted by IC29B to become RCV MBS DATA which is buffered by IC40A and F for test point 2.

(16) *FIFO latch control* (fig. FO-5, sheet 3). The FIFO latch control consists of IC78, IC49D, IC68B and IC39C which produces a pulse one clock wide every eight clocks to load the FIFO latch.

(17) *FIFO output control* (fig. FO-5, sheet 3). The FIFO output control consists of 4-bit counter IC67, which is clocked by RCV MBS CLK. The eighth and 16th states of the counter are decoded by IC59B, IC59C, and IC68A. The output of IC68A loads the FIFO output register every eight clocks.

(18) All ones remote/loop detector (fig. FO5, sheet 2). The data output (pin 7) of the NRZ/ bipolar MUX is monitored for an all-ones condition by monostable multivibrator IC34A. In an all-ones situation where there are no transitions from high to low, IC34A times-out. The output of 1C34A is then inverted by IC55F to produce the remote alarm signal.

(19) *Frame search inhibit* (fig. FO-5, sheet 4). The frame search inhibit consists of IC9A, a MIL-133B line receiver and IC19C, which shifts the level from a 0 to +5 volt level from the line receiver to a 0 to -5V level for use by the DEMUX unit.

(20) Fault detector (fig. FO-5, sheet 3). The fault detector consists of IC76, IC73C, IC36C, IC36B, and DS1. IC76A and IC76B are retriggerable monostable multivibrators with inputs supplied from the clock MUX, and clock divide chains, respectively. With the data period being much shorter than the time constant of the monostable multivibrators, the Q output of each monostable will be low as long as the input signals are present. The outputs of the monostables are NANDed by IC73C and supplied to inverters IC36B and IC36C. The inverters supply a FAULT ALARM BUS signal as an output from the RECEIVER unit and illuminate DS1, respectively.

(21) 78-ohm bal REC RCV CLK driver (fig. FO-5, sheet 4). The RCV MBS CLK signal is supplied to the input of the differential output line driver and applied to phase splitters Q3/Q5 and Q2/Q4. Each pair is common-emitter coupled, with Q4 and Q5 bases tied to system ground. An input signal level approaching -5V cuts off Q3 and turns on Q2, causing Q5 to conduct heavily and Q4 to be cut off. The collector outputs of these phase splitter pairs provide the input signals to the push-pull driver pairs of Q9/Q7 and Q8/ Q6. Under the given conditions, Q8 and Q7 are cut off while Q9 and Q6 are conducting heavily, causing R8 to be sourced with approximately +5V and R9 with approximately -5V. This will cause heavy current flow from R10 and the external load. This push-pull differential current driver is capable of driving long distances over a twinaxial cable of 78ohm characteristic impedance with minimum losses and reflections when properly terminated.

e. DEMUX Unit. Subparagraphs (1) through (14) below describe the individual circuits of the DEMUX unit.

(1) Data input shift register (fig. FO-6, sheet The data input shift register consists of IC64A, 2). IC40B, C, D and F, IC24, IC37, IC38 and IC39. RCV MBS DATA is reclocked and applied to a 32 bit serial shift register. The Q_A outputs of IC37, IC38 and IC39 provide the frame bit candidates to the frame bit prediction and check logic. Data from the Q_I output of IC37 is applied to IC24A and B inputs and to the fault monitor. The serial data is converted by IC14 to an 8-bit parallel word for use by the remote alarm detector. The Q_A output of IC24 is buffered by IC32A and IC32B and presented to the RCV PCM test point. It is also buffered by IC32F which drives the RCV DATA BUS. RCV MBS CLOCK is inverted by IC40F and reinverted by IC40B which supplies clock to the channel counter. The output of IC40B is inverted again by IC40C which supplies the clock for the data prediction and check logic. The output of IC40C is also inverted by IC40D and used to clock the input registers.

(2) *Remote alarm detector* (fig. FO-6, sheet 2). The remote alarm detector consists of IC23, IC25B, IC25C, IC25D, IC33, IC4D, IC34B and IC32D. IC25B, IC25D, IC23C and IC23D, IC23B, IC33C, IC23A and IC25C detect the 00001111 remote alarm pattern. If the RCV FULL ALARM SEL is low, and a remote alarm condition exists B2 will cause the output of IC33D to go low at the end of the channel time by the RCV CONT BUS. If the RCV FULL ALARM SEL is high, the output of the 00001111 detector appears at the output of IC33D. The output of IC33D is reclocked by IC34B only when the DEMUX is in the frame mode. The Q output of IC34B is buffered by IC32D and presented to the power unit and alarm unit via the REMOTE ALARM line.

(3) 24-channel pattern storage (fig. FO-6, sheet 3). The 24-channel pattern storage consists of IC45, IC46, IC57B, IC65C, IC65D and IC68A. Data from the data prediction and check circuit is loaded into the DO input of IC45. The 00, 01, and 02 outputs of IC46 are loaded into the D1, D2 and D3 inputs, respectively, of IC45 on the falling edge of CLK. During the first four states of the cycle counter, IC68A is enabled by OGAT. IC68A then provides 16 write pulses to IC46, IC61 and IC66. During state 0 (the first state) of the cycle counter, inverted data is written into the first 16 locations of IC46. During the next 3 states of the cycle counter, data is shifted from the first 16-bit register, via the second latch in IC45, into the second 16-bit register. This continues until at the end of the first 4 states of the cycle counter, all four 16-bit registers are full. Addressing for IC46 is provided by the cycle counter. At the end of 4 cycles a history of the data of the previous 4 frames is contained in the 24-channel pattern storage circuit. Q₀, Q₁, Q₂, and Q₃ of IC45 are decoded by IC57B. IC65C and IC65D to provide the super-frame marker to the control unit.

(4) Data prediction and check logic (fig. FO-6, sheet 3). The data prediction and check logic consists of IC47, IC48, IC49F, IC57A, IC58A, IC35D, IC49D, IC55B, IC55C and IC35A. The 00, 01, 02 and 03 outputs of IC46 address IC47 and IC48 with 03 inverted at the enable input (pin 7) of IC47. The inputs of IC47 and IC48 are connected to -5, ground, or data inverted by IC49F. When the address is applied to IC47 and IC48, a bit equal to the next expected frame bit appears at the output of IC57A. If the address is not a valid frame pattern, the data bit appears at the output of IC57A. The predicted data passes to IC35D via data selector IC58A as enabled by CH-24. The predicted bit is compared by IC35D with the next frame bit candidate on the data line and produces a 1 if the data and predicted bit are the same and a 0 if they are different. The predicted bit is also applied to IC35A which feeds the predicted bit back to the 24-channel pattern storage if the frame bit candidate was good and inverts the predicted bit if the frame candidate was bad. The output of IC55B is also used to remove a 1 from the sieve memory if the frame bit candidate was bad.

(5) Sieve memory (fig. FO-6, sheet 3). The

sieve memory consists of IC66, IC55D, ICS5A, and IC46C. During states 0 through 3 of the cycle counter, one input of IC55A is held low which causes IC64C to remain in the set condition. The Q output of IC64C loads the first 16 bits of IC66 with 1's. During the acquisition sequence, ICS5A pin 3 is brought low. If the output of the data prediction and check circuit is then low, the output of IC55D will go low. A low output at IC55A will cause the Q output of IC64C to be low and a 1 to be left in the sieve memory. If the output of the data prediction and check logic is high, the 1 will be replaced by a zero. A zero indicates that the location in the 24channel pattern storage is a valid candidate. If, at the end of 16 attempts to acquire frame, a candidate is not found, IC68D as gated by OGAT will cause the Q output of IC64B to go high. IC64B generates a reset signal which is used by the acquisition counter load logic.

(6) Acquisition counter (fig. FO-6, sheet 3). The acquisition counter consists of IC21, IC31, IC42, IC51A, IC51D, IC41D and IC41E. Clocks for the acquisition counter are inverted by IC11D and applied to the clock input of IC21, IC31 and IC41. The division ratio of the acquisition counter is determined by preset signals from the mode select circuit and applied to the A, B. C and D inputs of IC21, IC31 and IC41. The counters are preset each time the load of the acquisition counter load logic output goes low. The carry (RCO) outputs from IC21 and IC31 are applied to IC51A. When both counters overflow, the output of IC51A goes low. Each time this happens IC42 is advanced one count. The output IC21 and IC51A are used by the acquisition counter load logic to produce early and late load pulses in the 24-channel mode. The carry from IC42 and the output of IC51A are inverted by IC41D and applied to IC51D. This produces the enable for the cycle counter and provides the late load enable to the acquisition counter load logic in the 3-, 6-, or 12-channel mode. The Q_D output of IC42 is used to provide the early load enable. The outputs of IC21 and IC31 are used to address the 24-channel pattern storage circuit, the low rate pattern storage and the sieve memory.

(7) Acquisition counter load logic (fig. FO-6, sheet 3). The load logic consists of IC51B, IC51C, IC52D, IC63A and IC63B. The load logic presets the acquisition counter each time the counter overflows. The load logic also provides a load pulse if the sieve is empty and the acquisition counter overflows. When this condition exists, the cycle counter is loaded With zeros and the load

to the acquisition counter is held off for 16 clocks. This shifts the acquisition window by 16 bits.

(8) Cycle counter (fig. FO-6, sheet 3). The cycle counter consists of IC3A, IC11A, IC52C, IC43, IC52A, IC52B, IC41F and IC44. IC3A and IC11A are used to buffer the RESET BIT COUNTER signal is used during test. Either the shift preset or state 4 is applied by IC52C from the control logic to the load input of IC44. If the load pulse is received from the load logic, the counter will be loaded with zeros. If the load pulse is produced by the control logic, the counter will be preset to state 11. Each time the acquisition counter overflows, the P input of IC43 is enabled. This causes the counter to advance one state. The Q_A, Q_B, Q_C and Q_D outputs of IC43 are decoded by IC52A, IC52B, IC53A and IC41F to produce a high when the counter is in state zero. This signal is applied to the D1 input of IC44. The output of IC52A is applied to the D1 input. The ZD output of IC44 is used by the sieve memory to load I's into each location in the sieve at the beginning of the acquisition cycle. The BO and B1 inputs of IC44 are connected to the carry outputs of the acquisition counter. The signal at BO is 16 clocks wide and occurs during the last 16 cycles of the acquisition counter. The signal at the B1 input is 256 clocks wide and occurs during the last 256 states of the acquisition counter. The ZB output is the operational gate. The CO input of IC44 is the RCO signal from IC43. Signal RCO indicates that the counter is in state 16 and the clock is low. The C1 input of IC44 is the Q_C output of IC44 which indicates that the counter has reached state 4. The ZC output is NANDed with OGAT to produce the END OF CYCLE signal.

(9) Control unit (fig. FO-6, sheet 3). The control unit consists of IC53B, IC68B, IC56A, IC64D, IC67D, IC56C, IC;56D, IC53C, IC65A, IC63D, 1C65B, IC67B, IC63C, IC67C, IC54, IC32C, IC3E, IC53B, IC59C, IC69A, IC57C, IC57D, IC60B, IC34A, IC49A and IC49B. At the beginning of the acquisition cycle IC54 is in state 0. When the end of frame signal is received by IC63D, and the first 1 in the sieve memory is encountered, the load (LD) input of IC54 is brought low by IC63C which causes the Q_C output to go high. When IC54 Q_c goes high, 1C63D is disabled. After the cycle counter has completed the frame search portion of the cycle, both inputs of IC68B will be high causing the output to go low. The signal from IC68B travels through IC56A, IC67D, IC65B and IC63C which pulls the load input of IC54 low. Since IC54 Q_C is high, the

 Q_A , Q_C and Q_D outputs will be high. The Q_D output also enables the T (toggle enable) input. Since he counter has now entered state 13, the frame error monitor enters the monitor mode. The Q and Q outputs of IC64D are applied to one input of IC56C and IC56D, respectively. The other input of IC56C and IC56D is disabled by IC53C when the CTPRE signal is low or the FRAME SEARCH INHIBIT line is high. IC28B inverts t} e frame search inhibit signal. The output of I56D will go low if the data and predicted bit 90 not match. IC56D enables IC54 via the P input ,which allows the counter to advance 1 state. It 'also clears prime flip-flop IC60B to 0, via IC57D, and supplies an error pulse to the D input of IC34A. The output of IC34A, as clocked by CLK 2, is buffered by IC49A and IC49B to supply frame error information to the user. The output of IC56C remains high so long as a frame bit error does not occur. The output of IC56C is gated through IC69A as long as the prime flipflop is set. The output of IC69A is inverted by IC59C and applied to IC65A to allow IC54 to be loaded to state 13 each time a match occurs. Integrated circuit IC65B also enables IC67B. IC67B is used to gate the output of the superframe detector to prevent the frame counter from being set by SFPR if a wrong superframe indication or frame error occurs. The output of IC67B also disables IC67C when the SFPR signal occurs. The output of IC67B provides the PRI signal to the channel counter as long as the DEMUX unit is in frame and the candidate and predicted bit compare favorably. When a good bit is received following a bad bit, prime flip-flop IC60B is set via IC57C and IC57D.

(10) Low rate pattern storage (fig. FO-6, sheet 3). The low rate pattern storage consists of RAM IC61. IC61 receives 8 addresses from the acquisition counter. Clocked write enable pulses are applied to the WE input of IC61 during the period of OGAT to cause data from the 24-channel pattern storage circuit to be written into the memory. Data read from the memory is supplied to the data prediction and check logic.

(11) *Bit/channel/frame counter and decoder* (fig. FO-6, sheet 2). The bit/channel/frame counter and decoder consists of IC4A, IC4B, IC7A, IC7B, IC8, IC9, IC10, IC7E, IC7F, IC3D, IC6C, IC6D, IC29A, IC5D, IC5C, IC6A, IC4C, IC5A, IC5B, IC50A, IC29D, IC50B, IC60A, IC50D, IC28E, IC20, IC18, IC17, IC27D, IC28A, IC27A, IC12A, IC12B, IC12F, IC27C, IC7D IC27B, IC26, IC30A, IC28C, IC28D, IC30C, IC19, IC7C, IC30D, IC29C, IC6B, IC59E, and IC59F. The 3CH, 6CH, 12-24 and 6-8CH signals from the mode select logic are applied to IC5D, IC5C, IC6C and IC6D. The QA, QB, QC and Q_D outputs of IC20 are applied to the other input of each gate. The output of IC50A provides a preset pulse to the channel counters which occurs when the selected number of channels has been reached. Bit counter IC19 is clocked by RCV MBS CLK and preset to either 7 or 8 to produce a ÷9 or ÷8 counter. In the 24-channel mode IC30C is enabled by 24CH. This allows the counter to be preset to 7 rather than 8 each time PRI occurs. This is done to allow one additional bit time at the beginning of each frame to correct for the frame bit. IC30A loads the bit counter with the 4 bit binary word at the A, B, C, and D inputs of IC19 each time an RCO is produced by IC19 or a load pulse is generated by IC50A. RCO from IC19 is reclocked by IC60A, to delay the pulse by a halfclock period. IC50B, by delaying clock by approximately 50 ns, produces a narrow pulse which is resynchronized by IC29D. The output of IC29D is NANDed with the QD output of IC19 and applied to channel counter decoders IC8, 9 and 10 to disable the decoders while the multiplexer set is receiving framing information. Channel counter decoders IC8, 9 and 10 are three-to-eight line decoders. Each decoder has 3 enable lines (2 active low and 1 active high). One of the enable inputs of each decoder is used in the 24-channel mode to prevent the frame bit from being recognized as data. The 2 remaining inputs are used to select the appropriate chip for the channel being selected. Pin 4 (active low enable input) and pin 6 (active high input) are connected to the Q_C and Q_D outputs of IC20 to enable IC8 when Q_C is low and Q_D is high. IC9 is enabled when Q_C is high and Q_D is low and since IC7C inverts the Q₀, output of IC20, IC10 is enabled when both Q_c and Q_D are low. The RCV RESET TO CH 1 signal is generated by IC7A, IC7B, IC4A, R3 and C4. IC7B inverts the RCV CH CTR 1 signal and applies it to R3 and IC4A. R3 and C4 provide a delay of approximately 30 ns so that IC7A receives the signal after IC4A. Since the inverter is connected to the other input of IC4A, both inputs will be high until C4 charges. This causes the output of IC4A to go low until the state at the output of IC7A goes low. The RCV DATA BUS CLK is produced when IC6B gates MBS CLK with the Q output of IC60A. IC17 functions as the frame counter and is preset to 0010 each time By CTPRE occurs or when the counter overflows. initially setting the counter to 4, frame 6 is decoded from the Q_B and Q_D outputs by IC29C and frame 18 is decoded by IC27D from

the Q_A and Q_C outputs. The Q_D output is buffered by IC59F to drive the 12 FRAME test point. IC18 is a 4-bit binary counter which produces the CTPRE signal in the 24-channel mode. It also produces the third address bit required only in the 24-channel mode and the 24 FRAME test signal from the QA output. A quad 2-line-to-1-line data selector (IC26) is used to select CTPRE for high and low rate modes and to provide presets to the bit/channel/frame counter and decoder.

(12) Fault monitor (fig. FO-6, sheet 2). The fault monitor consists of IC16, IC15, IC25A, IC14, IC13, IC12D, IC12E, IC30B, IC22B, IC62D, IC62A, IC59A, IC62C, IC62B, DS1, DS2 and DS3. Integrated circuits IC15 and IC16 are 8-line-to-1-line data selectors. The inputs monitor sieve memory activity, acquisition load counter activity, frame counter activity and the carry output of the bit counter. The outputs of IC15 and 1C16 are ORed by IC30B and applied to 4-bit binary counter IC13. The RCO output of IC13 clocks IC14 and IC22B. When 16 pulses have occurred at the clock input of IC13, a pulse is produced at the RCO output. This output is inverted by IC12E and applied to the clock input of IC14. Address information is provided by IC14 to IC15 and IC16. Each time the counter is clocked, the address to the data selectors is advanced by one bit and the next point being monitored is examined. If any of the signals at the inputs to IC15 and IC16 are missing, the output from IC13 will be missing. If this occurs, IC22B, a retriggerable monostable multivibrator which is being constantly triggered by IC13, is allowed to time out. When this occurs, the Q output will go high causing IC62D to pull the FAULT ALARM BUS low and IC62A to light the FAULT lamp. The sync loss lamp is driven by IC62C when the DEMUX unit is not in frame. The external FRAME SEARCH INHIBIT signal drive IC62B and illuminates the FRAME SEARCH INHIBIT lamp to indicate that an external inhibit signal is applied. All indicator lamps are illuminated by IC59A when the FAULT TEST pushbutton is pressed, making one input of IC62C, IC62D and IC25A high.

(13) *Pattern detector* (fig. FO-6, sheet 3). The pattern detector consists of IC35, IC36, IC40, IC56 and IC58. Each time a 011 or 100 pattern is detected by IC35B, IC35C, and IC36B, the output of IC36B will go low. The output of IC36B is applied to data selector IC58 and used in the 3-, 6- or 12-channel modes to indicate frame bit candidates. NOR gate IC56B is used as a negative logic NAND gate to detect the 011 pattern. The output of IC56B is applied to IC58 and used as

the low rate superframe marker by the control unit. The output from the input shift register is buffered by IC40A and IC40E and applied to the RCV PCM BUS.

(14) Mode select logic (fig. FO-6, sheet 3). The mode select logic consists of IC1, IC2, IC3 and IC11. The RCV 12/24 CH MODE, RCV 4/8/24 CH MODE, and RCV 6/8 CH MODE signals from the RCVR unit are inverted by IC3B, C, and F and applied to 3-lineto-8-line decoder IC2. The outputs from IC2 are recoded by IC1 and IC11 to provide preset signals for the acquisition counter.

f. *PCD Unit*. Subparagraphs (1) through (10) below describe the individual circuits of the PCD unit.

(1) Serial-to-parallel converter (fig. FO-7, sheet 2). The serial-to-parallel converter receives PCM data on the RCV PCM BUS as buffered by IC12D. The data is clocked into the B input of IC52 by RCV MBS CLK from IC12C. The eight parallel outputs of IC52 are strobed into 8-bit latch IC62 by RCV ADV CH CTR, which is buffered by IC12E and IC11B. The outputs of the eight bit latch are then applied to the inputs of 8-bit D-to-A converter IC72 in the D-to-A converter.

(2) *D-to-A converter* (fig. FO-7, sheet 2). The D-to-A converter consists of IC72 which is a companding converter that produces a differential current output at the IOD+ and IOD- outputs. The gain of IC72 is adjustable by R110, a front panel gain control potentiometer.

(3) *Current driver* (fig. FO-7, sheet 2). The current outputs of IC72 are converted to a voltage by differential amplifier AR1. The output of AR1 is isolated by R118 and applied to the front panel PAM test point. The PAM signal is also applied to the channel decode circuit.

(4) Channel decode (fig. FO-7, sheet 3). The channel decode circuit consists of IC81, IC82, IC73, IC74, and IC75. The PAM output of AR1 from the current driver is applied to DR inputs of three-line-to-eight-line decoders IC73, IC74, and IC75. The decoders decomutate the PAM data and apply it to 24 sample and hold circuits. The channel select signals (A SEL, B SEL, and C SEL) and the multiplexer select signals (MUX 1, MUX 2, and MUX 3) are buffered by IC81 from the channel count decoder output select and channel count decoder select, respectively. The registers used for level shifting are contained in IC82. The multiplexer select signals are used to enable the decoders in sequence for eight channel times.

The channel select signals select the individual channels in the three decoders.

(5) *Output sample circuits* (fig. FO-7, sheets 3 and 4). Since the 24 output sample circuits are identical, only one will be described (Channel 1). The PAM pulse is stored by C143 and IC54A, which hold the voltage at the output of IC54A at the same level as the PAM pulse until the next CHAN 1 PAM pulse is strobed into the sample and hold. The output of the sample and hold IC54B and IC54A is connected to a low pass filter. This limits the bandwidth of the signal to reduce switching and sampling noise and provides a clean sine wave output to the VF module.

(6) Channel count decoder output select (fig. FO-7, sheet 2). The channel count decoder output select circuit consists of IC12A, IC21E, IC31A, IC31B and IC41B. IC31A, IC31B and IC41B comprise a 3-bit binary counter which produces A SEL, B SEL, and C SEL signals. The RCV RESEL TO CH 1 signal, is buffered by IC12A and IC21E to reset the counter.

(7) Channel count decoder select (fig. FO-7, sheet 2). The channel count decoder select circuit consists of IC11C, IC41A, IC51A and IC51B. IC51A and IC51B are clocked by RCV ADV CH CTR and are connected with IC41A to form a three stage shift register. If the outputs of IC51A and IC51B are both low, a 1 is loaded into IC51A and IC11C at the next RCV ADV CH CTR. The bit at the output is shifted into IC51B at the next RCV ADV CH CTR pulse. When the bit is shifted into the last counter, a 1 is produced at the D input of IC51A. When the next RCV ADV CH CTR occurs, the 1 at the input of IC51A is clocked to the Q output and the Q output of IC41A goes low.

(8) Sample enable (fig. FO-7, sheet 2). The sample enable consists of 8-stage shift register

IC1, IC11A and IC11D which function as an RS flip-flop. When the RCV ADV CH COTR goes high it is loaded into the input of the shift register. The register is clocked by RCV MBS CLK which shifts a 1 in the first stage one bit at each negative clock transition. At the fall of the second clock the RS flip-flop is set. At this time the output of the channel count decoder select circuit is gated through NAND gates IC71D, IC71C, and IC71A to enable the decoders. When the register has been shifted by 4 more bits the RS flip-flop is reset, and the NAND gates disabled.

(9) *Signaling* (fig. FO-7, sheet 2). The 1Q output of IC62 is applied to the D input of IC61A. Each time RCV ADV CH CTR goes high, the data at the D input is stored for one channel time. When RCV FRAME 6/18 is high, IC71B passes the Q output of IC61A and inverts the signal. The RCV SIG A bus is isolated from IC71B by R2. IC21C inverts the output of IC71B, which drives the SIGNAL test point on the front panel of the module.

(10) *Fault monitor* (fig. FO-7, sheet 2). The fault monitor circuit consists of one-shot multivibrators IC32 and IC42 which are triggered by the MUX 1 SEL, MUX 2 SEL, MUX 3 SEL, and B SEL signals. The time constants of the oneshots are longer than the time between trigger pulses. This causes them to remain triggered. If any of the signals being monitored are missing, the associated one-shot will timeout and the output will go low. The outputs of the one-shots are ORed together by IC22. If any one-shot timesout the FAULT lamp on the unit will light and the FAULT ALM BUS will go low. When the FAULT TEST pushbutton is pressed, all of the one-shots are reset. This will light the FAULT lamp, the ALL FAULT TEST lamp and will pull the FAULT ALM BUS low.

Section III. VF MODULE

2-7. General Information

The VF module (fig. FO-8) provides the multiplexer set voice frequency channel interface with a 4-wire telephone trunk. The VF module converts the office trunk VF signals to a standard format for transmission and returns received signals (from far-end) to trunk format. To accomplish this, the VF module adjusts the levels of transmitted and received VF signals, processes idle/busy signal status, and responds to carrier group alarm (CGA) by terminating all calls.

2-8. Major Functions

The VF module (fig. 2-23) is functionally divided into three sections; transmit, receive, and signaling. These functions are described in subparagraphs a through c below.

a. Transmit Function. In the transmit branch, transformer T1 couples the VF from the T-R leads into the variable gain transmit amplifier with approximately 1 db insertion loss. The gain of this amplifier may be adjusted to obtain a nominal 0 dBm at the XMT LINE-UP jack.



EL2X8023

Figure 2-23. VF Module Block Diagram.

The low-pass filter limits the VF to 3450 Hz. The diode limiter limits the signal level to $\pm 1.2V$ (3 dBm 0) to prevent crosstalk at the sampling gates of the PCM unit.

b. Receive Function. The incoming prefiltered VF data from the PCD unit analog demultiplexer are frequency limited in the low-pass filter, preamplified and applied to the input of the variable gain receive amplifier. The VF signal level at the RCV LINE-UP jack is nominally -20 dBm. The gain of the RCV amplifier may be adjusted to obtain a nominal +7 dBm at the RCV jack after approximately 1 dB attenuation through transformer T2.

c. Signaling Function. The VF signaling circuits process the E, M, F, and MB leads associated with the office trunks. The VF module recognizes an open circuit ground on the M lead as the on-hook or idle condition; office battery on the M lead indicates the off-hook or busy condition. The outgoing signal gate senses the state of the M lead. When enabled by the XMT CH CTR pulse, the gate transfers an idle/busy indication to the MUX unit for transmission to the far-end. Incoming signaling from the PCD unit appears on the RCV SIG input to the incoming signal gate. The RCV CH CTR pulse, applied to the incoming signal gate when the frame gate is in the proper state, allows this bus to be sampled at the proper time for that VF channel. The condition of the bus at the time it is sampled determines whether relay K2 will be operated or released by the relay driver. Relay K2 operates when the far-end is offhook and closes the connection between the E and F leads. When the far-end is on-hook, relay K2 releases, and the E lead is left open. The VF module terminates existing calls by making them appear on-hook (E lead open) if a CGA occurs. In addition, a CGA makes all idle channels appear busy by grounding the MB lead. This is accomplished in the following manner:

(1) All outgoing calls are terminated by forcing the far-end on-hook and releasing the appropriate selectors. If the M lead is ground (on hook) at this time, the MB lead remains at ground until the alarm clears. If the M lead is at the office battery potential (off-hook), the MB lead goes to ground, and relay K1 operates to open the MB lead. The MB lead remains open until the office selector is released. When the M lead goes to ground (on-hook), K1 releases and the MB lead returns to ground until the alarm clears.

(2) Incoming calls, regardless of the idle/ busy condition, are made to appear on-hook (idle)

by a CGA. When this occurs, CGA, through CR15, forces the signal relay driver to release K2, and the E lead connection to the F lead is opened.

2-9. Circuit Descriptions

The VF module consists basically of four circuits, transmit, receive, transmit signaling, and receive signaling. Each of these circuits is described in detail in subparagraphs a through d below.

a. Transmit Circuit (fig. FO-8). The voicefrequency (ring and tip) transmit leads enter the VF module and are applied via jack J101 to input transformer T1. The front-panel XMT jack (J101) allows insertion of a test signal into the transmit path. The resistance of the transformer windings, plus resistors R1 and R2, form the 600 ohm input impedance of the VF module, which terminates the trunk. Capacitor C2 contributes to the internal inductance-capacitance characteristics of the transformer. Its purpose is to adjust the transformer's return loss value to meet specified requirements at the high end of the voice band. Resistors R1 and R2 form a voltage divider that allows the VF module to accept either of two different nominal input signal levels. Where the voice frequency signal applied to the VF module is referenced to a test signal of -16 dBm, strapping across A terminals connects the divider high point to transmit amplifier Q1. Where the voice frequency signal applied to the VF module is referenced to a test signal of 0 dBm, strapping across B terminals connects the divider intermediate tap to transmit amplifier Q1. The divider low point connects to ac ground via capacitors C3 and C4.

(1) Transistor Q1 forms the transmit amplifier. Resistors R8 and R9 establish the dc potentials on their collector and emitter, respectively. Resistor R5 is the base-current-limiting resistor. Base bias is provided by voltage divider R3-R4 via R1, R2 and the secondary winding of T1.

(2) Resistors R6 and R7, and potentiometer R101, form a gain controlling network for Q1. The network operates by placing a variable resistance bypass across R9, which alters the value of R9 as seen by the ac signal at Q1 emitter. This changes the circuit's negative feedback, which changes its gain.

(3) Resistor R8 provides input termination for the transmit VF filter, which consists of L1, L2, C5, C7A and C7B, C8, and C9. The filter cuts off components of the voice frequency signal above 3250 Hz. Resistor R10 and capacitor C6 bypass R9 to increase the gain of Q1 for frequencies around 3 kHz. The adjustment compensates for an irregularity in the characteristic curve of the filter. Output termination for the filter is a 604-ohm resistor across a 0.068 micro-farad capacitor, both of which are located in the PCM unit.

(4) Diode network CR1 through CR4 limits the signal level at the output to -1.2 volts. The front panel XMT LINE-UP jack (J102) permits measurement of the VF module output signal to the PCM unit. Capacitors C10 and C11 block dc potentials which may be present in the test equipment connected to J102 from feeding back into the VF module or forward into the PCM unit.

b. Receive Circuit (fig. FO-8). The prefiltered VF data signal from the PCD unit is applied to the receive VF filter the low-pass action of which restores the signal to VF form. The filter consists of L3, L4, C23, C24, C25, and C26 on the VF module circuit board. Two more components, a 2.2k ohm resistor in parallel with a .018 micro-farad capacitor across the filter input, are located on the PCD unit. The filter output is applied to a preamplifier consisting of transistors Q5, Q6 and associated components. Resistor R30 establishes the base bias on Q6: resistor R31 and capacitor C22 provide additional power supply filtering, and C20 bypasses Q6 emitter to ac ground. Capacitor C19 and resistor R26 provide frequency-selective bypassing of the feedback path from Q5 emitter to Q6 base. This bypass increases the gain of the preamplifier at frequencies around 3 kHz, compensating for the irregularity in the curve of the receive filter.

(1) In addition to providing external compensation for the receive filter, the preamplifier provides impedance matching between the filter output and the tip terminal of J104, the RCV LINE-UP jack. The RCV LINE-UP jack permits a dB meter to be connected to measure the received signal. When so connected, the meter termination is provided by R24. Capacitor C18 provides dc isolation between the meter and Q5.

(2) Jack J104 may also be used to inject a test signal toward the receive amplifier, which consists of transistors Q2, Q3, Q4, and associated components. The test signal generator is connected to the J104 ring terminal, capacitor C16 provides dc isolation between the generator and Q4, and R22 provides termination for the generator input.

(3) The three-transistor receive amplifier has adjustable overall negative feedback through gain

control R102. Gain control R102 permits the output power at J103 to be adjusted for one of the two required nominal output levels: +7 dBm or 0 dBm. For the 0 dBm, option strap C is installed so resistor R16 parallels R102. If the nominal +7 dBm output level is required, strap C should not be used. With strapping terminals C connected, the output range is -7 dBm to +3 dBm. Without the strap, the range is 0 to +10 dBm. In this amplifier, only Q4 emitter is bypassed (C15). The R17-C14 network is a frequency selective negative feedback path for Q3 that decreases Q3 gain at the high end of the voice band. This network, and the one consisting of R23 and C17 in the input to the amplifier, are designed to reduce noise through the circuit.

(4) Capacitor C13 provides dc isolation for the output transformer, T1. Resistors R13 and R12 terminate the trunk to which the transformer connects. Capacitor C12, like its counterpart in the transmit path of the unit, contributes to the reflected impedance characteristics of the transformer.

c. Transmit Signaling (fig. FO-8). Transistor Q8 converts M lead action to the logic levels required by the PCM unit (low = -5.0V, high = 0.0V). When battery appears on the M lead, indicating off-hook signaling in the transmit direction. -48 volts appears at Q8 base. biasing the transistor off. With the transistor off, pin 10A remains high when the channel counter pulse arrives to interrogate the unit. When ground or an open appears on the M lead, indicating on-hook signaling in the transmit direction, Q8 base is held at 0 volt through R35. This biases the transistor on. When the channel counter pulse arrives to interrogate the unit, the low-pulse passes through the transistor to the SIG A lead. The MAKE BUSY output (pin 17B) normally appears to the office equipment as an open. A CGA results in a ground at pin 14B 9.5 seconds later. If a CGA occurs while the M lead indicates an off-hook condition, relay K1 operates. Its 3-4 contacts open, placing an open on the MAKE BUSY lead to the central office equipment. When the off-hook condition on the M lead ceases, K1 releases. Its 3-4 contacts close, placing a ground on the MAKE BUSY lead. With no CGA in effect, the MAKE BUSY lead appears as an open from the open on pin 14B. If a CGA occurs with the M lead indicating onhook, ground appears on the MAKE BUSY lead as soon as pin 14B goes to ground.

d. Receive Signaling (fig. FO-8). The receive signaling from the PCD unit appears on the REC

SIG A bus and reflects the status of B8 bit. This signal is high for on-hook. and goes low for off-hook during signaling frame. FRAME GATE A goes low during signaling frame A. The RCV CH CTR pulse goes low for a particular channel at all frames. When REC CH CTR occurs and FRA)FE GATE A enables gate IC1D, differentiator circuit CR30/R42 produces a short high pulse, setting the signaling flip-flop made up of gates IC1A and IC1B3. The REC CH CTR pulse also enables gate 1C1C and resets the flip-flop if RCV SIG A is low. If REC SIG A is high, the flip-flop remains set after REC CH CTR. When the output IC1B-2 goes low, Q7 is turned on, activating relay K2. When K2 operates, it closes its normally open contacts 1 and 5, connecting E

Section IV. 0-20 KB/S DATA MODULE

2-10. General Information

The 0-20 kb/s module (fig. FO-9) is a full duplex data module transmitting synchronous data at any rate from 0 to 20 kb/s. It provides a 135-ohm balanced interface for transmit and receive data. The module can be used with all configurations of the multiplexer set and replaces one voice frequency module. It operates by encoding asynchronous data in a 2-bit transitional code, which is then transmitted at a synchronous rate of 56 kb/s.

2-11. Major Functions

The 0-20 kb/s data module block diagram is shown in figure 2-24. Transmitted data is received by a 135-ohm balanced transmit interface and sent to a 2-bit transitional encoder. The output of the encoder is a synchronous 56 kb/s data stream. This data stream is buffered in an elastic buffer where a dummy 1 is added after each 7 bits to produce a 64 kb/s data stream. It is then transferred to the MBS data bus in bursts of seven bits at the MBS data rate. The major functions of the module are described in subparagraphs a through d below.

a. Transmit Timing and Control Circuits. These circuits control the encoding and data transfer from the DRIVER unit to the XMT MBS DATA bus. It uses the XMT 4.096 MHZ clock to derive the 56 kb/s and other timing pulses necessary for operating the transmit portion of the module.

b. Receive Data. This data enters the module in bursts of seven bits at the MBS rate. The bursts are buffered in the receive FIFO buffer and sent to the 2-bit transitional decoder, which removes the coding to and F leads (pins 16A and 15A). Normally. the F lead is connected to ground, providing ground to E lead during the far-end off-hook state and open during the on-hook state. For tandem operation (option E) when ground and -42 Vdc are required on the E lead, F lead is connected to the -42 Vdc. Strap E provides ground through relay K2 normally closed contacts 1 and 4. Capacitor C28 and resistor R33 serve as protection for the relay K2 1-5 or 1-4 contact. Strap D1 provides contact protection for normally open relay 1(2 contacts in the normal signaling convention. When using the tandem signaling convention, strap D2 is installed to protect normally closed relay K2 contacts.

rectore the original 0.20 kb/c acynobr

restore the original 0-20 kb/s asynchronous data stream. This data stream is transferred to the interface unit, which produces a 135-ohm balanced NRZ signal.

c. Receive Timing and Control Circuits. These circuits control the data transfer from the RCV MABS DATA bus to the receive data buffer and to the transitional decoding of the buffer output. It uses the RCV 4.096 MHZ clock to derive the 56 kb/s and the RCH COUNT signal from the DEMUX unit for operating the receive portion of the module.

d. 2-Bit Transitional Coding/Decoding. This coding and decoding process is shown in figure 2-25. Shown on the top line is a sample of asynchronous data; on the second line is the 2-bit transitionally encoded data. Asynchronous data bits continually of the same polarity result in the same continuous data bit polarity in the encoded data. A transition from one polarity to the other in the asynchronous data results in the same transition in the encoded data. The exception is that the second bit (the bit immediately following the first bit of changed polarity) contains information as to whether the asynchronous transition took place during the first (early) or second (late) half of the synchronous 56 kb/s clock period. The second bit is a logic 1 for an early transition and a 0 for a late transition. Except for this bit, the encoded data is the asynchronous data sampled by the However, due to the early/ late 56 kb/s clock. information carried by the second bit, the sampling has a time resolution equivalent to a 112 kb/s clock. The alarm circuit monitors the XMT MBS CLK, 56 kb/s XMT CLK, RCV MBS



Figure 2-24. 0-20 kb/s data module block diagram.

CLK and the 56 kb/s RCV CLK. If any of these signals are missing, an alarm is generated by the module.

2-12. Detailed Descriptions

The 0-20 kb/s data module consists of transmit interface, 2-bit transitional encoder, transmit elastic buffer, bus driver, transmit timing and control, receive elastic buffer, 2-bit transitional decoder, receive interface, receive timing and control, and alarm circuits. These circuits are described in subparagraphs a through j below.

a. Transmit Interface Circuitry (fig. FO-9). This circuitry consists of differential amplifier IC2B, resistors R1 through R5, XMT DATA IN jack J1, exclusive OR gate IC11B, and XMT DATA test point TP1. The 0 to 20 kb/s asynchronous data from the user terminal is applied to differential amplifier IC2B. Resistors R1 through R5 provide IC2B with a balanced input impedance of 135 ohms. XMT DATA IN test jack (J1) permits test data signals from BITE to be inserted in the 0-20 kb/s data channel. Exclusive OR gate IC11B permits the IC2B output to be monitored at XMT DATA test point TP1 while isolating the amplifier from test equipment loading.

b. 2-bit Transitional Encoder Circuitry. This circuitry consists of the following: flip-flops IC4A, IC4B,

IC9A, IC9B. IC15A, and IC15B; exclusive OR gates IC11A and IC11C; AND gates IC7B, IC7C, and IC7D. Asynchronous data are applied to the two D inputs of IC4. The two halves of IC4 are clocked by opposite phases of the 56 kb/s clock with IC4-3 considered the early clock and IC4-11 considered the late clock. A transition of the asynchronous data is first reflected in the level on IC4-5 if it occurs prior to the rising edge of the early clock but later than the rising edge of the previous late clock cycle. If the asynchronous data transition occurs too late to be caught by the early clock, it is first reflected by a transition on IC4-9. Because the width of the asynchronous data bit is greater than one cycle of the 56 kb/s clock, the transition occurs on both IC4-5 and IC4-9.

(1) The two halves of IC4 feed exclusive OR gates, the other inputs of which are fed the same asynchronous data as the D inputs of IC4. An asynchronous data transition that has not yet been registered by IC4 produces a high on the exclusive OR outputs. Their logic states are latched into one half of IC9 and IC15 respectively, using the same early and late clocks as the two halves of IC4. This results in IC9-5 and IC15-5 both producing a high of a width equal to one 56 kb/s



Figure 2-25. 2-bit transitional encoding and decoding.

clock period for every transition of the asynchronous data. If the transition was early, IC9-5 produces the high first, followed by IC15-5. If the transition was late the pulse on IC15-5 occurs before the pulse on IC9-5.

(2) Flip-flop IC15-5 is used as a clock for the second half of IC9. Data for the second half of IC9 comes from IC9-5. The late transition pulse is used to clock the early transition pulse into the second half of IC9. If the asynchronous transition is early, IC9-5 goes high because IC9-5 generates a high in advance of IC15-5. If the asynchronous transition is late, IC9-5 is still low when IC15-5 goes high, and a low is latched on IC9-9.

(3) The second half of IC15 retimes the late transition pulse to give it a one-bit delay with respect to IC9-9. Pins 8 and 9 of IC15 control the data select circuit formed by the three IC7 gates. The normal data path is from pin 12 to pin 6 of IC7. This produces a data stream on pin 6 of IC7, which is the asynchronous data retimed by the late 56 kb/s clock in the second half of IC4. When a transition occurs, it is reflected by a changed level of IC4-9 at the rising edge of the late clock. Simultaneously, IC15-5 goes high, causing IC9-9 to go high or low, depending upon whether the transition was early or late. The logic high on IC15-5 is transferred

to IC15-9 by the next rising edge of the late clock. For one bit time of the 56 kb/s clock, the normal data path from IC7-12 to IC7-6 is maintained. For the next bit, IC15-8 and -9 switch polarity to establish the data path from IC7-9 to IC7-6. This lasts for one clock period only; then the normal path is restored. One data bit of changed polarity is gated through from pin 12 to IC7, followed by one bit of early/late information. The data path is then restored until the next transition.

c. Transmit Elastic Buffer Circuitry. This circuitry consists of serial-to-parallel converter IC36, 4-bit latches IC30 and IC37, and parallel-to-serial converter IC31. The early clock serial loads the 2-bit encoded data from IC7B into serial-to-parallel converter IC36 at a 56 kb/s The 7-bit contents of the loaded IC36 are rate. transferred in parallel to a 7-bit latch consisting of IC30 and IC37. This latch provides temporary storage for the 7 bits of data while the next 7 bits of data are being serially loaded into IC36. The 7 bits in the latch are transferred in parallel into IC31, which serially shifts this data to the bus driver at the MBS CLK rate. The serial shift by IC31 is permitted only when the transmit channel counter enables the channel in which the data module is located. Parallel to serial converter IC31 adds an

eighth dummy 1 bit to the 7 bits of data received from the latch to produce an overall transfer rate of 64 kb/s between the data module and the transmit data bus.

d. Bus Driver Circuitry. This circuitry consists of parallel-to-serial converter IC32, gates IC22C, IC14B, and IC14D, and inverter IC8. When the transmit channel counter reaches the channel (time slot) in which the 0-20 kb/s data module is located, the input to IC22C-8 goes low. If IC32 contains all 0s, the QH output is low, enabling IC22C to permit NAND-gate IC14D to transfer the 8-bit burst of data to the DTG at the MBS rate. At the same time, the input to IC14B-5 is high. This causes the XMT CNTRL bus to go low during the channel time of the data burst, provided IC32 contains all Os. The purpose of IC32 is to monitor the XMT CNTRL bus via inverter IC8 and load Os if this bus is already low at the time the channel counter attempts to enable transmission. If IC32 contains is, it disables gates IC14B and IC22C, thereby inhibiting the transmit data and control busses.

e. Transmit Timing and Control Circuitry. This circuitry consists of the following: counter IC40 and IC41; flip-flops IC35A, IC35B, IC29A, and IC29B; gates IC22A, IC22B, IC34C, and IC42C; and inverters SC3F, IC8F, IC3D, IC10E, and IC10C. These circuits control the encoding and data transfer from the transmit interface to the transmit data bus. The 4.096-MHz clock from the DTG is applied via inverter IC3F to a binary counter circuit (IC40 and IC41). This counter circuit divides the 4.096-MHz clock to produce a 224 kb/s output to IC35A. The 224-kb/s input is divided in half by IC3SA to produce a 112 kb/s output to IC35B. IC35B divides the 112 kb/s in half to produce the 56 kb/s early (IC35B-9) and late (IC35B-8) clocks for the 2-bit transitional encoder. Inverter IC8E applies the XMT MBS CLK from the DTG to the bus driver to shift out the data bursts at the MBS rate. The XMT MBS CLK is also applied to clock bus detection circuit IC13A in the alarm logic. The XMT CHN CNT signal is sent by inverters IC3SD and IC10E, defining the channel time for enabling the data and control busses. Flip-flops IC29A and IC29B, with associated gates IC22A, IC22B, and IC42C, synchronize the 56 kb/s early and late clocks with the transmit channel counter.

f. Receive Elastic Buffer Circuitry. This circuitry consists of serial-to-parallel converter IC24, 4-bit latches IC18 and IC25, and parallel-to-serial converter IC19. The 7-bit data burst at the receive channel time is clocked into serial-to-parallel converter IC24 at the MBS

CLK rate. At the end of the receive channel time, the 7 bits of data in IC24 are transferred in parallel to 7-bit latch IC18 and IC25. This latch provides temporary storage for the 7 bits of data while the previous 7 bits of data are serially shifted out of IC19; flip-flops IC26A/B cause the 7 bits in the latch to be parallel-loaded into IC19 to the 2-bit transitional decoder at the 56 kb/s svnchronous rate. Prior to receive channel time. parallel-to-serial converter IC20 is loaded with Os via inverter IC8A, since the RCV CNTRL BUS is normally high due to the low at gate IC14A-2. During the receive channel time, gate IC14A-2 goes high and the Os (inverted at IC20-7) are applied serially as eight Is at the MBS rate. This produces a low RCV CNTRL BUS signal for eight MBS clock periods. If the RCV CNTRL BUS signal is already low at the beginning of the receive channel time, inverter IC8A loads Is into IC20, inhibiting date IC14A.

g. 2-Bit Transitional Decoder Circuitry. This circuitry consists of the following: flip-flops IC16A/B and IC23A/B; exclusive OR gate IC11D; gates IC17A/B/C and IC28A/B/D; and inverter IC10F. Early and late clocks are provided by IC34-3, and IC34-6, respectively. The late clock is applied to IC19, which is the output shift register in the receive data buffer. Encoded data is thus supplied in a steady 56 kb/s stream to IC11-12, IC10-13, IC17-3, and IC28-5. As long as there are no transitions in the data, IC11-13 has the same level as IC11-12, and IC11-11 is low, causing IC23-9 to remain in a logic zero state. The logic zero is reclocked in the other half of IC23, and IC23-5 also remains low. The first two sections of IC17 are enabled and pass the data polarity in an inverted form to IC16. IC16-5 and -6 therefore show the polarity of the input data, with pin 6 having true polarity.

(1) IC23-6 maintains a logic high, which disables the last two sections of IC17. Pins 11 and 12 of IC16 are both low, and pin 9 therefore remains in whatever state it was made to go to by the previous transition. Clock on IC16-13 is the early clock if data polarity is a logic high, the late clock if data polarity is a logic zero. Clock selection is made through three sections of IC28. Clock on IC23-13 and IC16-1 lags the early clock by one fourth of a clock period. Clock on IC23-1 lags the late clock by the same amount.

(2) The first of the encoded bits to show a polarity change causes the level on IC11-11 to go

to a logic high. This is latched as a logic high on IC23-9 one half into the bit duration. At the same time, the new data polarity is registered on IC16-5 and -6. The level on IC1111 then returns to a logic zero. At the end of the bit duration, the logic one on IC23-9 is transferred to IC23-5. IC16 -2 and -3 are made logic zero. which prevents IC16-5 and -6 from changing. On the other hand, pills I1 and 12 are allowed to assume high and low data polarity, respectively.

(3) During second bit, the early/late clock selection in IC28 provides an early clock to IC1613 if the second bit is a logic high. A late clock is selected if the second bit is a logic low. The transition in data polarity on IC16-9 occurs at a time that is early or late, depending on the polarity of the bit immediately following the first bit to show a changed polarity. The polarity of the data on IC16-9 reflects the polarity of the first bit to change.

(4) The level on IC11-11 is a logic high or a logic low, depending upon whether the second bit has different or the same polarity as the first bit to change. In either case, IC23-9 goes back to a logic low in the middle of the second bit. Nothing happens at this clock edge on pins 5 and 6 of JC16 pins 5 and 6 since pins 2 and 3 are held low.

(5) At the end of the second bit, the logic low on IC23-9 is transferred to IC23-5. This enables IC16-S and -6 to follow the data polarity once more, but IC16-11 and -12 are made low and TC16-9 remains in an unchanged state until the next data polarity causes the above sequence to be repeated.

h. Receive Interface Circuitry. This circuitry consists of NAND-gate IC42D, transistor Q1, exclusive OR gates IC6A and IC6B, and drivers IC1A and ICSA. The decoded 0-20 kb/s asynchronous data from IC16B is applied to NAND-gate IC42D. In the absence of a CGA, IC42D-13 is high. The asynchronous data is allowed to pass to the base of level shifter Q1, which applies it to exclusive OR gates IC6A/B. These gates provide positive and negative drive to a balanced pushpull amplifier (IC1A and IC5A). This amplifier provides 3-volt peak-to-peak NRZ asynchronous data to

the near-end user over a 135-ohm impedance line. If a CGA occurs, NAND-gate IC42D will be disabled and the input to the base of Q1 will be held high. This produces an all is output to the near-end user to indicate the CGA condition.

i. Receive Timing and Control Circuitry. This circuitry consists of the following: counter IC38 and IC39; flip-flops IC33A, IC33B, IC27A, and IC27B; gates IC21C/D, and IC34D; and inverters IC10A, IC10B, IC3A and IC3C. These circuits control the decoding and data transfer from the receive data bus to the 135-ohm impedance output to the near-end user. The receive 4.096-MHz clock from the DTG is applied by inverter IC3A to binary counter IC38 and IC39. The counter divides the 4.096 MHz input to obtain a 224 kb/s output. This output is divided by IC33B to produce 56 kb/s early and late clocks. The RCV MBS CLK is applied by inverters IC8D and IC21A to the elastic buffer and clock loss detection flip-flop IC13B in the alarm logic. The RCV CHN CNT signal is sent via inverters IC3C and IC10B to define the receive channel time to the elastic buffer. IC27A/B, with associated gates IC21C, IC21D, and IC34D, synchronize the 56 kb/s receive clocks with the receive channel counter.

j. Alarm Circuitry. This circuitry consists of the following: flip-flops IC13A and IC13B; one-shot multivibrators IC12A and IC12B; gates IC7A and IC14C; and switch S1. IC12B is triggered by the toggle action of IC13A, which is caused by the presence of the XMT MBS CLK and the 56 kb/s transmit clock. IC12A is triggered by the toggle action of flip-flop IC13B, which is caused by the presence of the RCV MBS CLK and the 56 kb/s receive clock. As long as IC12-5 and -6 are held high and the input triggers are present, the one-shot outputs remain high (no alarm condition). Switch S1 can be used to test the alarm circuit by forcing IC12B pin 11 low, preventing the triggering of the one-shot. The output of IC12B goes low preventing the triggering of IC12A, the output of which also goes low. This low output illuminates the FAULT indicator and causes gates IC7A and IC14C to force the fault alarm bus low.

Section V. 50 KB/S DATA MODULE

2-13. General Information

The 50 kb/s asynchronous data module (fig. FO-10) is a full duplex data module that transmits data at 50 kb/s

 ± 250 parts per million (ppm). It uses pulse stuffing with a nominal stuff ratio of 0.5 to achieve the synchronizing function and



Figure 2-26. 50 kb/s asynchronous data module block diagram.

a narrow bandwidth phase-locked loop to restore the original clock rate on the receive side. The data module can be used with all configurations of the multiplexer set and replaces one VF module.

2-14. Major Functions

The 50 kb/s module block diagram is shown in figure 2-26. Transmitted data and clock are received and converted to logic levels by the transmit data and clock interface, which is strapped to accept the signals in 78ohm balanced format. The signals are then sent to the transmit elastic buffer. From there, under control of the stuff circuit, it is read out in bursts of six or seven bits at the MBS rate. Additional bits are added to the stream by the stuff circuit so that the effective data transfer rate between the data module and the XMT MBS data bus is 64 kb/s. The major functions are described in subparagraphs a through g below.

a. Stuff Control. The stuff control circuit generates a frame format of the data stream, which permits the data module to operate in synchronization with the frame format of the multiplexer set. The frame format is as shown in table 2-1.

b. Destuff Control. The RCV data enters the data module in bursts of eight bits at the MBS rate. The data content is analyzed by the destuff control circuit in order

to decide when the eighth bit of frame 5 contains a data bit and when it is a dummy bit that has to be removed from the bit stream. A four-of-seven majority voting technique is used in monitoring the C and C bits of frames 2, 3, 4 and 5 in order to prevent bit errors from inhibiting destuff circuit operation.

The destuff control c. Receive Elastic Buffer. circuit sends a WRITE CLK signal to the receive elastic buffer for all data bits that are part of the original 50 kb/s data stream. Only these data bits are loaded into the receive elastic buffer. Simultaneously, the clock recovery circuit sends a pulse to a second data track in the buffer and gives a 50 kb/s READ CLK to the buffer. This pulse appears on the output after a number of READ CLK pulses. The number of pulses indicates the fill status of the buffer. The average rate of data written into the buffer is 50 kb/s +250 ppm. If the READ CLK signal has the same speed, the average fill status of the buffer remains constant. No data is lost even though data is written in short bursts and is read at a slow. continuous rate.

d. Clock Recovery. To maintain the READ CLK at the same speed as the average of the WRITE CLK, the buffer fill status is used as a speed control signal. If the buffer tends to fill up more
Data Module				
	DATA BITS			
FRAME	1-6	BIT 7	BIT 8	
1	DATA	1	DATA	
2	DATA	С	С	
3	DATA	С	С	
4	DATA	С	С	
5	DATA	С	DATA	
			IF C = 1	
			1 IF	
			C= 0	
6	DATA	1	*0	

Table 2-1.	Frame F	or	mat	50	kb/s	Asynchronous
	-					

* When strapped for 3, 6, or 12 channel operation with a 50 Kb/s module inserted in channels 1, 2, or 3, this bit is a multiplexer framing bit.

and more, the READ CLK is increased to bring it back to center as an average. If the buffer tends to deplete, the clock recovery circuit produces a slower READ CLK. Low-pass filtering is employed in this loop to reduce jitter and make its maximum slew rate 1 radian in 3200 bit times. The RCV 4096 KB/S CLK is used to recreate the 50 KB/S CLK in a circuit that combines digital and analog phase-locked loop techniques to achieve the required performance.

e. Data Transfer Rate. The data transfer rate between the 50 kb/s asynchronous data module and the MBS data buss is 65 kb/s. The additional bits inserted by the stuff control circuit and removed by the destuff control circuit must therefore have a bit rate of 14 kb/s plus and minus the 250 ppm tolerance of the 50 kb/s data rate. In other words, approximately 50 out of every 64 bits transferred to and from the MIBS data buss contain payload data. An additional such bit is occasionally inserted to accommodate the positive tolerance of the asynchronous input rate, and one is removed if the asynchronous rate falls in its negative tolerance margin.

f. Frame Format. The frame format shown in table 2-1 is used to achieve the desired addition of 14 kb/s of dummy bits. It repeats in intervals of six frames of the multiplexer frame format. The first six of the eight bits per frame always contain payload data. The eighth bit of the first frame also always contains payload, whereas the eighth bit of frame 5 contains payload data only about every other time. This frame format guarantees a logic 1 density of no less than two per sixteen bits. This is important for clock recovery purposes when the high speed data transmission link does not furnish a clock separate from the data.

g. Monitor and Alarm Function. The 50 kb/s asynchronous data module contains circuits that monitor the function of the module. If activity ceases in the transmit or receive portion of the module due to loss of the XMT CLK, RCV MBS CLK or failure of the stuff or destuff circuit, a FAULT indicator on the front panel is illuminated. At the same time the fault alarm bus is pulled to a logic 0. An all-1 data stream output to the near-end user is produced if the CGA bus is pulled to a logic 0 by the DTG. No failure indication is given by the data module as a result of this CGA condition.

2-15. Circuit Descriptions

The 50 kb/s data module consists of transmit data and clock interfaces, transmit elastic buffer and stuff control, transmit bus driver, receive elastic buffer and destuff control, clock recovery, receive clock and data interface, and alarm circuits. Each of these circuits is described in detail in subparagraphs a through g below.

a. Transmit Data and Clock Interface Circuit (fig. FO-10). This circuit consists of differential amplifiers IC15A and IC15B, switches S1 and S2, and associated components. Switches S1 and S2 permit selection of 50-ohm unbalanced or 78-ohm balanced impedance for the incoming XMT DATA and XMT CLK. For normal operation (78-ohm balanced), all S1 switches are closed and all S2 switches are open. The XMT DATA and XMT CLK jacks (J1-A and J1-B) permit insertion of BITE test signals into the data channel. The incoming XMT DATA and XMT CLK signals are applied to differential amplifiers IC15A and IC15B, which produce output levels compatible with the transistor-to-transistor logic circuits of the module.

b. Transmit Elastic Buffer and Stuff Control Circuit (fig. FO-10). This circuit consists of elastic buffer IC31, frame gate generator IC6, shift register IC24, gates IC3, IC13, IC29, IC30 and IC35, and flip-flops IC17 through IC20.

(1) The control circuits develop the sequential gates that identify the sequential frames 1 through 6 in system synchronization. They also generate the control bus gates for the data module during each of its time slots. These circuits generate a FAULT ALARM RESET pulse each frame, and generate gates that identify the seventh and eighth bit periods during each of the assigned channel time slots for the data module. The latter is for the purpose of making stuffing decisions. All the above control signals are developed

from inputs of MBS CLK, channel counter gate, and the system frame sync pulse. The XMT CH CTR gate applied to IC2C pin 5 is low during the data module assigned time slot. IC17A is clocked by forcing its output low. When not in its channel time slot, MBS CLK is applied to IC17-3. When the transmit control bus is high, the input to IC23B is low during its clocking period. This puts the input to shift register IC24-1 high, and when IC24-2 is also high, the shift register is enabled. For example, a multirate data module such as a 128 kb/s data module, preempts two time slots. If the preceding module to the 50 kb/s data module is a 128 kb/s data module in adjacent mode operation, its control bus driver holds the control bus low during the eighth bit of its first assigned time slot. This low state is converted to a high by IC2A and applied as the input to IC17A. In this case the IC17 pin 3 just preceding the channel counter gate to the module, causes the Q output of IC17A to transition to a high and its Q output to transition to a low, which disables IC13C and IC24. This inhibits the generation of frame gates, and bit 7 and 8 gates and also prevents IC3D from providing a low to the control bus.

(2) Under normal operation, when the transmit control bus is not busy during the assigned time slot, a gated clock essentially in phase with the MBS CLK, is generated by IC13D. This clock is inverted by IC35B to provide the bit clock for shift register IC24 and flip-flop IC17B. Since IC13C produces high during this gate period, IC17B then provides a positive leading edge to clock IC6. This occurs once per assigned time slot (once per frame), producing the sequential frame gates (1 through 6) generated by the six serially coupled D-type flip-flops of IC6.

(3) The desired frame format for the transmission of 50 kb/s data on the MBS is shown in table 2-1. IC31 is a 16 X 4 bit FIFO shift register. The 50 kb/s data is applied to the input pin D2 and clocked in by the complement of its accompanying 50 kb/s clock at the parallel load (PL) pin. During the leading edge of each clock pulse, the data enters the D2 register cell. This causes the input-register-full (IRF) terminal to go low, and causes the data bit to be output at Q2. As soon as the data bit leaves D2, the IRF output returns to high and the input is ready to receive another clocked bit.

(4) When the channel counter gate for the data module occurs, the bus grant line goes high, applying eight gated XMT MBS CLKs to IC35C.

The complement of the XMT MBS CLK is continually applied to the clock input of flip-flop IC18A, providing for eight bits of outputs from the FIFO. Since there are 8,000 frames per second and 8 bits per frame from a given module, the circuitry generates 64 kb/s with 50 kb/s of input. The gated XMT MBS CLKs are applied to FIFO IC31 for the first six bits during each bus grant time slot. This yields only 48 kb/s; however, the seventh bit is a control code, the eighth bit of the first frame is always data, and the eighth bit of the fifth frame is data only when the control code allows, which provides exactly 50,000 data bits plus 14,000 control code bits. То achieve this control, the DO input of the FIFO receives a high level during frame 1 of each six frame group. If the FIFO is near depletion, the QO output will be high at the same time the DO input is high, causing IC30B to output a low which latches IC30C and holds the output from IC30B low. During the bit 7 period, a high is applied to IC2913. During the bit 8 period, a high is applied to IC29-12, IC29-2, IC25-2, IC25-9, IC25-12, and IC25-13. During the bit 7 and 8 periods, IC29-11 provides a high to IC35-1 and, with the exception of frame 1, bit 8, and frame 5, bit 8, IC25-8 provides a high to IC35-2. This causes its output to go low, which inhibits passage of the gated clock through IC35C.

c. Transmit Bus Driver (fig. FO-10). This circuit consists of NAND-IC3C and IC3D, and inverter IC2A. If the transmit control bus is low at the time the data module is enabled by transmit channel counter, inverter IC2A applies a low to flip-flop IC17A, which prevents the BUS GRANT signal from being generated. Normally, the transmit control bus is high at this time and the transmit channel counter gate enables IC13C to produce the BUS GRANT signal. This signal permits IC3C to transfer 64 kb/s of data (includes stuff bits) to the DTG at the MBS rate during the channel time slot of the module. At the same time, the BUS GRANT signal causes IC3D to force the transmit control bus to a low condition. The transmit control bus will be low for seven bit periods, then at bit 8, both inputs to exclusive OR gate IC29C are high and IC3D is inhibited.

d. Receive Buffer and Destuff Control Circuit (fig. FO-10). This circuit consists of FIFO buffer IC7, frame gate generator IC5, shift register IC22, counter IC34, gates IC3, IC4, IC12, IC27, IC28, and IC33, and flip-flops IC14, IC18, IC23, and IC36. The RCV FRAME, RCV CH CTR, and RCV MBS CLK signals are used to produce the frame and bit signals that control the destuff

operation. The bit 7 and bit 8 signals are generated by shift register IC22, and the frame 1 and 5 signals are produced by IC5 in the same manner as previously described for the transmit control circuit.

(1) The incoming receive data, inverted by IC4B, is loaded into buffer IC7 by the WRITE CLK. No WRITE CLKs are generated for the dummy bits; consequently, they are eliminated. The data bits are shifted out of FIFO buffer IC7 by the recovered 50 KB/S CLK. The operation of buffer IC7 is basically the same as that described for buffer IC31 in the transmit circuit.

(2) The destuff control circuit generates WRITE CLKs for incoming bits that contain data and inhibits WRITE CLK generation for dummy bits. When frame 1 occurs, exclusive OR gate IC27C produces a low during bits 1 through 6 (bit 7 or 8 not present) and IC33A generates a high data slot signal. The high data slot signal enables gate IC33C to pass the RCV MBS CLK as the write clock to load bits 1 through 6 into buffer IC7. At bit 7, IC27C produces a high and the WRITE CLK is inhibited. At bit 8 of frame 1, both IC28-6 and IC28-8 go low to reset counter IC34 and force the data slot signal high (enable WRITE CLK). Counter IC34 is permitted to count RCV MBS CLKs only when pins 7 and 10 are both high. IC34-10 is high during the no data periods of bit 7 and 8 of frames 2 through 5 (fig. 2-4). IC34-7 is high or low depending on the coding of bits 7 and 8 of frames 1 through 5. If this coding indicates bit 8 of frame 5 contains data, then IC34-7 will be high, permitting the counter to be advanced by the RCV MBS CLK. This is accomplished by exclusive OR gate IC27D, which produces a high output when incoming data (at pin 12B) bit 7 is high or bit 8 is low. When hit 8 of frame 5 contains data, counter IC34 advances during bits 7 and 8 in frames 2, 3, and 4, and in bit 7 of frame 5. This produces a high output at IC34-12 (Q2), and a WRITE CLK is generated for bit 8 of frame 5. It should be noted that Q2 of IC34 will be high if any four of the seven counts are detected. This prevents a few isolated bit errors from inhibiting destuff operations. When bit 8 of frame 5 does not contain data, incoming data (at pin 12B) bit 7 is low and bit 8 is high. Then, counter IC34 does not advance and generation of a WRITE CLK for bit 8 of frame 5 is inhibited.

e. Clock Recovery Circuit (fig. FO-10). This circuit consists of voltage controlled oscillator IC26; low-pass filter amplifier IC21; counters IC37A and IC37B; exclusive OR gates IC38A, IC38B, IC38C, and IC38D;

and flip-flops IC14A, IC23B, IC32B, and IC36A. A smooth, continuous 50 kb/s data rate is restored by the action of the clock recovery circuit. The payload data. extracted from the RCV DATA signal by the WRITE CLK and furnished by the destuff .control circuit, is written into FIFO buffer IC7. On another IC7 data track, a low pulse present during frame 1 is written in by the same clock. During bit 8 of frame 1 a reset pulse is generated and sent to RS flip-flop IC14A. Data and the FRAME 1 pulse are read out of the buffer by the steady 50 kb/s clock. Depending on the fill status of the buffer, they appear on the outputs for a shorter or longer amount of time after they were written into the buffer by the bursts of fast WRITE CLKs. The low FRAME 1 pulse sets the RS flipflop. The flip-flop output, therefore, is a pulsewidthmodulated measurement of the buffer fill status. Lowpass filtering of this signal produces a dc level input to amplifier IC21 that is proportional to the fill status. The de level output of IC21 controls the frequency of voltagecontrolled oscillator IC26. The oscillator output is reclocked by flip-flops IC32A and IC32B with a delay such that the edge of the signal occurs with a 90-phase shift with respect to the 4096 KB/S CLK. These two signals are applied to exclusive OR gate IC38C. The output of the gate is a 4096 KB/S CLK whenever the retimed 4 kb/s clock remains in a fixed logic state. However, for every transition of this signal, a half period of the 4096 KB/S CLK is transformed into a full cycle of 8192 KB/S CLK. As a consequence, the clock on the output of gate 1C38C has a rate that is exactly the sum of the rate of the two inputs. This sum varies from the nominal 4100 kb/s over a +1.23 kb/s range as controlled by the fill status of buffer TC7. The clock drives a ÷41 counter made up by a 7 bit counter (IC37A and IC37B) and a D flip-flop (IC36A). These generate a reset to the counter when it reaches count 40. The ÷41 output is divided by two by toggling flip-flop IC23A to achieve symmetry of the waveform. Since the input clock to the counter has a 4100 kb/s rate, the output rate is this rate divided by 82, or 50 kb/s.

f. Receive Clock and Data Interface Circuit (fig. FO-10). This circuit consists of level shifters IC20A and IC20D; exclusive OR gates TIC16A, IC16B, IC16C, and IC16D; drivers ICSA, IC9A, IC10A, and IC11A; and switches S1 and S2. Two differential driver circuits are provided. one for the 50 kb 's output of the clock recovery

circuit and the other for the data output from buffer IC7. Since these circuits function identically only the data channel is described. The 50 kb/s asynchronous data from buffer QO of IC7 is applied to level shifter IC20A through IC14 and IC4. The output of IC20A drives exclusive OR gates IC16A and IC16B, which serve as phase splitters. The exclusive OR gate outputs are connected to push-pull line drivers IC9A and IC11A, which provide the required drive for the transmission line. Switches S1 and S2 permit selection of a 50-ohm unbalanced or 78-ohm balanced transmission line. For normal operation (78-ohm balanced) all S1 switches are closed and all S2 switches are open. *g.* Alarm Circuit (fig. FO-10). This circuit consists of flip-flop IC19B; drivers IC15C and IC15D; gates IC3B and IC4C; switch S3, and fault indicator DS1. Flip-flop IC14B is used to monitor the activity of the transmit and receive circuits. If activity in either of these circuits ceases due to failure of the MBS clock, channel counter, or control circuits, a fail signal is applied to drivers IC15C and IC15D. Upon receipt of the fail signal, IC15D produces a high output to IC3B, which forces the alarm bus to a low condition. At the same time, the output of driver IC15C goes low, causing fault indicator DS1 to illuminate. Receipt of a CGA signal disables gate IC4C, thereby producing an all-is data output to the near-end user.

Section VI. MULTIRATE SYNCHRONOUS DATA MODULE

2-16. General Information

The multirate synchronous data module (fig. FO-11) is a full duplex data module that can be strapped by switches on the module to handle 56, 64, 128, 256 or 512 kb/s data rates. When configured for either 56 or 64 kb/s data rates, the data module replaces one voice channel module. In the higher rate configurations (i.e., 128, 256 or 512 kb/s), the data module electrically replaces two, four and eight voice channel modules, respectively. At the higher rates, the data module can be configured to replace either adjacent or alternate voice channel modules. For example, if strapped for 256 kb/s and plugged into the physical space for channel 3, the data module can replace either channels 3, 4, 5, and 6 or 3, 5, 7, and 9. Further strap selection allows the data module to use either the clock, which may be furnished with the incoming transmit data, or to run by an internally generated clock that is automatically adjusted in phase to the incoming data stream.

2-17. Major Functions

The block diagram for the multirate module is shown in figure 2-27. The major functions are described in subparagraphs a through d below.

a. Data and Clock Input. The XMT DATA and XMT CLK signals are received on balanced 78 ohm lines by the transmit interface and converted to the required logic levels. The DATA signal is applied directly to the transmit elastic buffer. A synchronous WRITE CLK is also applied to the buffer by the clock select circuit. This clock car be either the XMT CLK from the transmit interface or one generated by the transmit clock generator. The transmit clock generator produces two synchronous clock signals. One clock signal is controlled in phase by the XMT DATA and applied to the clock select circuit. The second clock signal has the same rate as the first but with a phase which is independent of the XMT DATA. This second clock is sent to the transmit clock output interface. It is then converted to a 78-ohm balanced format for use by external equipment.

b. Timing. Data is transferred from the transmit elastic buffer in bursts at the MBS rate. The data is shifted out of the buffer by a READ CLK provided by the transmit timing circuit. The circuit generates the READ CLK bursts of a length and format determined by the strapping switches. The total number of MBS clock pulses per frame is the selected IBS data rate divided by 8000. The transmit timing circuit also enables the data bus driver at the corresponding channel slot times to read data from the buffer onto the XMT MBS DATA bus.

c. Data Buffering. The receive MBS DATA is loaded into the receive elastic buffer by clock bursts generated by the receive timing circuit. These bursts are at the MBS rate and the same length and format as those generated by the transmit timing circuit. Due to the action of the RCV CHAN CTR pulses. the clock bursts from the receive timing circuit are timed to sample only the MBS data bits belonging to the channel slot in which the module is located. The data thus entered into the receive elastic buffer is read out by a clock generated by the receive clock generator. The rate is controlled by the strapping switches to



EL2×8027

Figure 2-27. Multirate synchronous date module block diagram.

agree with the rate of the transmit clock generator and the length and format of the above-mentioned clock

bursts, such that the average rate for all is the same. The elastic buffers are

therefore able to function without under- or overflowing. They are automatically centered at application of power.

d. Outputs. The buffer READ CLK and the output data are applied to the receive interface, where they are converted to 78-ohm balanced format. The multirate synchronous data module contains detectors that monitor the activity of both the transmit and receive portions of the unit. A loss of activity due to the failure of a monitored circuit causes the FAULT indicator on the front panel to illuminate and the alarm bus to be pulled to a logic 0. An all-1s receive data stream is generated if the CGA bus is pulled to a logic 0. This does not trigger the module failure detectors.

2-18. Circuit Descriptions

The multirate synchronous data module consists of interface, elastic buffer, timing, clock generator, mastor reset, and alarm circuits for both transmit and receive functions. Each of these circuits is described in subparagraphs *a* through *f* below. When the transmit and receive functions of the circuit are identical, only one function is described.

a. Transmit and Receive Interface Circuits (fig. FO-11). These identical circuits use balanced differential receivers and drivers. A typical balanced differential receiver (IC47A) is provided for the XMT DATA IN signal. The XMT DATA IN circuit presents an approximately 78 ohms load to the transmission line. The signal is applied to differential line receiver IC47A, which is a current-sensing device capable of responding to input signals from +0.2 Vdc to +6.0 Vdc and presenting a TTL-compatible signal at its output. A typical balanced differential driver is provided for the XMT CLK OUT signal. This circuit comprises IC17D, IC16A and IC16B, IC4 and IC10. The TTL input signal is applied to the base of N-P-N transistor IC17D, which provides the level shift of the signal necessary for the phase-splitting action of exclusive OR gates IC16A and IC16B. The output of these gates is integrated sufficiently to eliminate excessive overshoots and undershoots and is applied to pushpull line drivers IC4 and IC10. These line drivers provide a 78-ohm balanced output drive for the transmission line.

b. Elastic Buffers (fig. FO-11). In each multirate synchronous data module, there is a transmit and a receive elastic buffer. The transmit elastic buffer (IC29 and IC30) receives data at the selected rate, but is required to transmit the data in 8-bit bursts at the MBS

rate. The receive elastic buffer (IC33 and IC34) must acquire data from the MBS in eight-bit bursts during its preempting channel slot times and output the data at its steady selected bit rate. Since the operation of both elastic buffers is similar, only the transmit circuit is described. The elastic storage for the transmit data is provided by two FIFO shift registers (IC29 and IC30). Serial data is presented at the DS input of IC30, the serial-to-parallel converter. When four bits have been serially clocked in by CPS1, the XMT INPUT REGISTER FULL (XMT IRF) transitions to a logic low, which is applied to TRANSFER-TOSTACK (TTS). When TTS goes low, the data ripples through the 16-word stack until it is full, thus stacking 4-bit words in this register. When a word arrives at the bottom register of the stack, the OUTPUT REGISTER EMPTY (ORE) transitions to a logic high. This disables the TRANSFER OUT SERIAL (TOS) of IC30 and enables the PARALLEL LOAD (PL) control of IC29, the parallel-to-serial converter. This loading occurs if TRANSFER OUT PARALLEL (TOP) is high, enabling the parallel output of IC30. As long as IC29 is not full, its IRF output is high, assuring that TOP of IC30 is high. As soon as the parallel word is transferred into the input register of the IC29 stack, its IRF goes low. This forces TTS low and initiates the ripple-through of parallel data in the IC29 stack. The IRFs go high immediately after the word leaves the input register of the stack. IC37 is a ÷16 counter which, upon the 15th empty-to-full transition of IRF, outputs a carry high. The carry high is inverted by IC36F and applied to the P input of IC37, inhibiting any further clocking. This low is applied to the SERIAL OUTPUT ENABLE (SOE), permitting the serial clocking of data. The purpose of the 16 counter is to fill the register stack of IC29 after power up (or a master reset) before starting serial transmission of the acquired data. Since the elastic buffer is half full at this time, the elasticity accommodates variations in neither the CPS1 clock of IC30 or the CPSO clock of IC29. To accommodate stack transition times, the output data at Q(S) of IC29 is presented to flip-flop IC14B where it is clocked by a phase-delayed CPSO clock and further gated by IC1C to the XMT CONTROL BUS out.

c. Transmit and Receive Timing Circuits (fig. FO-11). The transmit timing circuit generates the READ CLK for the parallel-to-serial converter of the elastic buffer. The receive timing circuit generates the WRITE CLK for the serial-to-parallel converter of the receive elastic buffer. The waveshapes associated with both timing circuits are shown in figure 2-28. Since the transmit and receive timing circuits are identical, only transmit timing is described. This description is explained with the aid of two possible strapping options: the 128 kb/s occupying adjacent channels and the 128 kb/s occupying alternate channels. The generation of a burst sequence of clocks is always initiated with the falling edge of the XMT CHAN CTR. This edge triggers the IC15B flip-flop to the complement of the control bus state, making 0 go high and forcing the control bus low by the action of open collector gate IC1B. Since the strapping option has selected adjacent channel preempting, the output of IC7B always remains high, enabling IC1B and IC7A. Note that there is a oneclock delay before the output of IC15A reflects the new status of the control bus. Thus, IC38A enables IC8A for one clock period and allows it to generate a negative pulse one half clock period wide, which presets IC41 to its strapping option count of 10. Prior to the XMT CHAN CTR, the preset of IC21 was held at a binary count of 14. Thus, a single clocking of this counter generates a set pulse for IC15B and terminates the clock burst until the next XMT CHAN CTR pulse. Note that the first of the burst pulse occurs synchronously with the preset pulse for IC41, and that the count to 11 does not occur until the second burst pulse is initiated. The counter must count from 10 through 15 to 0 and up to 8 to develop the leading edge trigger for IC21. The following clock then disables IC7C, terminating the clock burst. The result is a burst of 16 consecutive clock pulses for the adjacent strapping option of 1C7-8 waveshape. The fifteenth successive clocking pulse causes a termination of the control bus gate pulse. This allows a succeeding channel one bit period to define that the upcoming channel time slot is available for its use. When the strapping option is changed to 128 kb/s alternatechannel operation. IC41 is present to a 2 count and IC21 is loaded to a 13 count. The alternate strapping enables IC7B, permitting it to disable IC7A during the IC41 count of 8 through 15 (Q D outputs a logic 1). The burst clock output gate IC7C is enabled for 8 clocks during the XMT CHAN CTR lower period by IC38A. During the 8 through 15 count of IC41, both IC38A and IC38C are disabled. This disables IC7C, inhibiting any burst clock pulses. At the count of 8 at IC41, IC21 is clocked to a count of 14. At the counts of 0 through 7 at IC41. IC38C enables IC7C to output a burst of clock pulses. At the count of 8 at IC41, IC21 is clocked for the second

time to a count of 15. This generates the set pulse applied to IC15B and terminates the burst sequence.

d. Receive and Transmit Clock Generators (fig. FO-11). In the synchronous data mode of operation, the received and transmitted data to and from user terminals are accompanied by a synchronous clock. In the internal clock mode, this clock originates from the sending user. In the external clock mode, the multirate data module generates the clock and transmits it to the user, where transmitted data is synchronized to this clock. Either the XMT CLK IN, presented to IC48-1, or the clock derived from the XMT 4.096 MHZ bus presented to IC48-9 is employed, depending upon the position of switch 2-7. If switch 2-7 is open, the XMT CLK IN from the user terminal is selected and furnished as an output by IC48-. If switch 2-7 is closed, the derived clock (internal clock) is selected and furnished as an output by IC48-8. The functioning of the internal clock requires definition. The strapping options set up the divisor for IC27 and its counterpart, IC26, in the receive circuit. IC26 and IC27 are rate multipliers. Their Z output will be eight times the clock rate for the user data stream. For all rates except 56 kb/s, the strapping option causes IC46 to select its A inputs as the source for its Y outputs. IC46-9 presents a clock that is eight times the data rate to IC49 (a +8 counter) and IC50, which is an 8-bit P/O shift register. The Q(C) output of IC49 is the 4-bit output that cycles once per 8 clock inputs. IC5C presents four sequential samples, plus four sequential complementary samples, of the incoming data bit to IC43. These two devices act as a data transition detector, which presets IC49 to a four count and yields a synchronized XMT CLK IN from IC48-8. IC42 divides the IC27 clock by eight and presents it to IC46-2A for output by its 2Y terminal as the XMT CLK OUT input to the balanced driver output circuit. When the 56 kb/s is selected, IC46 selects the B inputs as sources for its Y outputs. IC27 and IC42 are then employed as serial dividers to furnish the three Y outputs of IC46.

e. Master Reset Circuit (fig. FO-11). The MASTER RESET signal at the output of IC40B is generated by a circuit consisting basically of gates IC8B, IC32D, and IC48A, and flip-flops IC14A, IC23A, and IC23B. As long as IC23A and IC23B remain in their set position, no MASTER RESET signal can be generated, since the input to IC14A is low. If either or both IC23A and IC23B are reset, IC8B presents a high input to



EL2X8028

Figure 2-28. Multirate synchronous data module timing diagram.

IC14A. This sets IC8B, causing a master reset state to reset both elastic buffers and their load counters. IC23B

is set during the initial loading period of the transmit elastic buffer by the carry

output of loading counter IC37. The IC23B-13 input originates from transmit output elastic buffer IC29 control OUTPUT REGISTER EMPTY (ORE). Whenever the output clock and ORE get out of synchronization; i.e., when the output FIFO is completely empty, IC23B resets causing a master reset output. IC23A is set by the 0 output of IC14A when IC23A or IC23B is in the reset condition. IC23A can be reset by clocking an out-ofsynchronization k state or by presentating a low to its reset input. IC48A generates a low output if the serial input clock (CPSI) gets out of synchronization with its INPUT REGISTER FULL control and/or the serial output clock (CPSO) gets out of synchronization with its OUTPUT REGISTER EMPTY control. Rapid response to these out-of-synchronization control states is assured by application of the 4.096 MHz clock to IC14A, providing a worst case master reset response within approximately 250 nanoseconds.

f. Alarm Circuits (fig. FO-11). The fault alarm monitoring circuits use IC39B and IC39A to monitor clocking activity in the transmit and receive elastic

buffers, respectively. The transmit serial input clock sets flip-flop IC395, and the burst serial clock out gate resets it. The receive serial clock out sets flip-flop IC34A, and the burst serial clock in gate resets it. The Q outputs of the two flip-flops trigger retriggerable one-shots IC45A and IC45B. The time constants of the one-shots exceed the period of triggering when clocking activity is normal. Thus, the Q outputs of these one-shots remain high and the frontpanel mounted FAULT light is extinguished. The Q output of IC45B will be a low, which is inverted by ICI-D and IC2-E to provide a high to the FAULT ALARM bus and IC14-10 set lead. If clock or reset activity ceases at the input to either IC39A or IC39B, they fail to retrigger the retriggerable one-shots. One-shot IC45B automatically resets itself by failure to retrigger. It also resets if IC45A is not retriggered before it resets by presenting a reset pulse from its Q output to the reset pin of IC45B. FAULT test switch S3 mounted on the front panel disables the triggering of IC45A when depressed. This will cause the FAULT light to illuminate and a low to appear on the FAULT ALARM BUS.

Section VII. BITE MODULE

2-19. General Information

The BITE module (fig. FO-12), in conjunction with the monitor and alarm circuits of the PWR SPLY unit, provides a built-in capability for monitoring system operation, isolating malfunctions, aligning modules and verifying operation of replacement modules. The BITE module is utilized for VF channel gain alignment, E and M lead testing, data channel bit error assessment, synchronous data channel phase adjustment, dc supply voltage measurement, and self-test.

2-20. Major Functions

BITE module circuits are divided functionally into two major sections, analog and digital. They are described in subparagraphs a and b below.

a. Analog Section. This section (fig. 2-29) is used for aligning VF channels of the multiplexer set and for measuring the power supply output voltages. It contains an audio frequency test oscillator, switch-controlled attenuator pads with associated amplification stages, a dc voltage selector, ac and dc metering circuits, a frontpanel meter, a self-test circuit, and an E and M signaling test circuit. (1) The test oscillator produces a 0 dBm, 1020 sine wave audio signal for use in test, alignment, and troubleshooting of VF channels. The oscillator test signal can be applied to the XMT, transmit and receive LINE-UP jacks on the VF modules by means of a patch cable.

(2) Switch-controlled attenuator pads internally connect the 0 dBm oscillator output to the VF OSC jack on BITE. Attenuators are switched in between the oscillator output and the VF OSC jack to provide required test signal levels. The VF FUNCTION and OSC LEV switches on the front panel are used to control the level of the output at the VF OSC jack. When the VF FUNCTION switch is set to CHAN LEV XMT or LOOP TEST position, the outputs are controlled by the OSC LEV toggle switch, which can be used to select either 0 dBm or -16 dBm oscillator levels. If the VF FUNCTION switch is set to either SELF TEST or CHAN LEV RCV. a 20 dBm signal is placed in series with the oscillator output to provide a -20 dBm signal for BITE self test, or for patching into the VF module receive LINE-UP jack when adjusting channel level receive. A 10 dBm attenuator is switched in series with the oscillator output if the VF FUNCTION



Figure 2-29. BITE analog section block diagram.

switch is set to COM GAIN XMT position. This produces a -10 dBm test signal output at the VF OSC jack, which can be patched into the VF module transmit LINE-UP jack for gain alignment.

(3) Signals of various levels are patched into the BITE meter (VF METER jack) during alignment and testing. Amplification and attenuation controlled by frontpanel switches, are used to condition input signals so that the BITE meter will indicate 0 dBm when alignment is correct. Since the meter's full-scale indication is +2 dB, the METER ATTEN switch must be set to 10 dB to measure RCV jack outputs (-3 dB meter indication) of a VF module strapped to produce +7 dBm. The relationships between control settings and the various test signals produced and measured by the BITE analog circuits is shown in table 2-2. Gain or attenuation required to condition test signals for measurement can be determined by comparison of the VF METER jack input level with the meter indication listed in table 2-2. The VF METER jack 10 dBm and -20 dBm inputs require amplification to 0 dBm at the meter; the +7 dBm input requires 10 dB attenuation to bring the meter within scale.

(4) The BITE meter measures dc voltages selected by the DC SUPPLY SELECT rotary switch on

the front panel. This switch is enabled only when the VF FUNCTION switch is set to DCV. The supply voltages that can be selected for measurement are -42, -38, -12, -7, -5, +7, +12, and -48 Vdc. The dc metering circuit connects the supply voltage selected for measurement to the meter and provides the proper meter scaling. When -48, -42, and -38 are selected, the metering circuit sets the meter to a scale having a maximum reading of 75 volts. For all other selected voltages, the meter scale is set to a 15 volts maximum reading.

(5) The ac metering circuit provides what is essentially full-wave rectification and filtration of the input VF test signals to produce an equivalent dc voltage for measurement. The de voltage output of the ac metering circuit is equal to the average value of the input ac (VF) signal and the BITE meter is scaled to indicate this value in decibels.

(6) The front panel meter has a 0 to 100 microampere movement. All dc voltages (VF signal levels) are presented on a scale of -15 dB to +2 dB. Use of the 10 DB position of the METER ATTEN switch extends the full scale reading to an equivalent +12 dB. The de voltages measured can be of positive or negative polarity and are

			BITE VF	
		BITE VF	METER	BITE
		OSC jack	jack	meter
VF module strapping	BITE switch settings	output	input	indication
0 dmB trunk input level	VF FUNCTION to CHAN LEV	0 dBm	-10 dBm	0 dBm
	XMT and OSC LEV to 0 DBM			
-16 dBm trunk input level	VF FUNCTION to CHAN LEV XMT	-16 dBm	-10 dBm	0 dBm
	and OSC LEV to -16 DBM			
0 dBm trunk output level	VF FUNCTION to CHAN LEV RCV	-20 dBm	0 dBm	0 dBm
	and METER ATTEN to 0 DB			
+7 dBm trunk output level	VF FUNCTION to CHAN LEV RCV	-20 dBm	+7 dBm	-3 dBm
	and METER ATTEN to 10 DB			
Not applicable	VF FUNCTION to COM GAIN XMT	-10 dBm	-20 dBm	0 dBm
Not applicable	VF FUNCTION to COM GAIN RCV		-20 dBm	0 dBm
0 dBm trunk input and output	VF FUNCTION to LOOP TEST	0 dBm	0 dBm	0 dBm
level	METER ATTEN to 0 DB and OSC			
	LEV to 0 DBM			
-16 dBm trunk input and	VF FUNCTION to LOOP TEST	-16 dBm	+7 dBm	-3 dBm
+7 dBm trunk output	METER ATTEN to 10 DB and			
	OSC LEV to -16 DBM			

Table 2-2. BITE VF Test Signal Relations

presented on two scales; 0 to 15 Vdc or 0 to 75 Vdc.

(7) A self-test circuit is used to check the oscillator, attenuators, amplification, ac metering, and meter circuits for proper operation. The SELF TEST position of the VF FUNCTION switch connects the 0 dB oscillator output, attenuated by 20 dB, to the input signal amplification stage. An ac metering circuit provides full-wave rectification of the self-test oscillator signal and applies a dc voltage equivalent to 0 dB to the frontpanel meter and to threshold detectors. These detectors use comparison circuits to verify that the self-test signal is 0 ± 1.5 dB. If the self-test signal is above or below the required level, the threshold detectors light the frontpanel SELF TEST FAIL indicator and send a fault signal to the alarm panel on the PWR SPLY module.

(8) A BITE test circuit is also provided for testing VF channel E and M signaling. This circuit is connected to the channel under test by means of a patch cable between the SIG jack on BITE and the VF module SIG jack. This connects the E-lead (far-end signaling) to a test circuit that illuminates the OFF-HOOK lamp on the BITE front panel if an off-hook condition is detected. A toggle switch on the BITE front panel permits the test circuit to place the M-lead (near-end signaling) in an offhook or on-hook condition.

b. Digital Section. This section of the BITE module (fig. 2-30) employs a digital test pattern

generator and receiver to detect bit errors on asynchronous and synchronous data channels. The digital section consists of a master clock generator, a test pattern generator, a test pattern detector and a selftest circuit.

(1) The master clock generator circuit divides an external 4.096 MHz transmit clock from the DTG into frequencies of 320 kHz, 50 kHz, and 20 kHz. The DIGITAL FUNCTION rotary switch on BITE permits selection of either the 50 kHz or 20 kHz master clock generator output for the test pattern XMT CLK. An external clock can be patched into the XMT CLK IN jack and selected for the test pattern XMT CLK by setting the DIGITAL FUNCTION rotary switch to EXT CLK.

(2) The test pattern generator circuit consists of a word generator, a transmit sync generator, an error injector and drivers. The word generator is driven at the selected clock rate and produces a pseudo-random binary sequence 2047 bits in length. This pseudorandom test pattern and input clock are sent to the drivers for amplification. The drivers apply the test pattern and clock signals to the XMT DATA OUT and XMT CLK OUT jacks on BITE. The transmit sync generator produces a sync pulse once during each data frame when it detects an all-1 bit sequence from the word generator. The XMT SYNC pulse is applied to the XMT SYNC on the BITE panel so it may be used to synchronize an oscilloscope



Figure 2-30. BITE digital section block diagram.

when viewing the test pattern. The test pattern also contains an error injector for producing a one-bit error in the transmitted test pattern. When the XMT ERROR INJ switch on the BITE panel is pressed, this circuit inverts one bit in the pseudo-random data stream, injecting an error in the test pattern.

(3) The test pattern detector consists of a data receiver, word detector, and error density integrator. The BITE test pattern signal output is patched through the data channel being tested and patched back into the front-panel RCV DATA IN jack. The data receiver is operative only for 20 kb/s and self-test (also 20 kb/s) data. The 320 kHz clock from the master clock generator is used to shift the incoming data through the data receiver.

Each time a data transition (bit-edge) is detected, the data receiver counts 16 of the 320 kHz (16 X 20 kHz) clocks and produces a midbit clock at the eighth count. The mid-bit clock is sent to the word detector as substitute for the RCV CLK, which is not provided with 20 kb/s asynchronous data. The word detector receives the incoming DATA and CLK (either mid-bit or from RCV CLK IN jack) from the data receiver.

(4) The word detector produces the same pseudo-random test pattern as was transmitted by the word generator, and compares it with the data being received. The word detector is self-synchronizing and requires only 16 clocks to achieve frame synchronization. The word detector illuminates the SYNC indicator on the front panel as long as frame synchronization is being maintained. If the word detector stops receiving the clocks from the data receiver, it illuminates the RCV CLK LOSS indicator on the front panel. When the word detector comparison circuit senses a difference (error) between the pseudorandom test pattern and the incoming data, it illuminates the BIT ERROR indicator on the front panel and sends a single error signal to the error density integrator.

(5) The error density integrator accumulates the single-bit error signals from the word detector and determines if the total bit error rate exceeds 10^{-2} . This is accomplished by generating a 16,384 bit window time and counting the number of bit errors occurring during that period. If the number of bit errors in the 16,384 bit period exceeds 164, the error density integrator illuminates the BER > 10^{-2} indicator on the front panel and inhibits further error counting until the word detector achieves synchronization.

(6) The BITE digital section self-test circuits are enabled by setting the DIGITAL FUNCTION switch to SELF TEST. This causes the 20 kb/s master clock to be selected to drive the test pattern generator. The resulting XMT DATA output is internally routed to the test pattern detector. If the bit error rate of the self-test data exceeds 10-2, the test pattern detector illuminates the SELF TEST FAIL and BER 10⁻² indicators on the front panel and sends a fault signal to the alarm panel on the PWR SPLY module.

2-21. BITE Module Analog Section Circuit Descriptions

The BITE module (FO-12) consists of the analog section and the digital section. Both sections are described in subparagraphs a and b below.

a. Analog Section. This section consists of six major circuits: test oscillator, output signal attenuators, input signal attenuators and amplifier, ac metering, dc voltage select and metering, selftest, and E and M signaling. These circuits are described in detail in subparagraphs (1) through (7) below.

(1) Test oscillator circuit (fig. FO-12). The analog section oscillator (IC2-A) generates a 0 dBm, 1020 Hz sine wave signal output that is used as a stimulus for VF module alignment and troubleshooting. The output of the test oscillator is available at the XMT VF OSC jack of the BITE module. A Wein Bridge network provides positive feedback to the noninverting input of the oscillator. Phase shift is zero at the correct frequency of oscillation. The frequency is controlled by an AGC loop through Q1 and IC2-B. Peak output of the oscillator at the noninverting input (IC2-B) is 2.192 volts. This voltage is controlled by a Zener diode (VR2) reference voltage. If the amplitude of the oscillator increases, the gain of the oscillator is reduced. If the amplitude of the oscillator decreases, the gain of the oscillator is increased. The feedback is sufficient in either case to restore the correct amplitude.

(2) Output signal attenuators (fig. FO-12). The VF FUNCTION switch and selectable attenuation pads are the key elements of the analog section of BITE. These elements can be used to connect the output of the test oscillator to the VF OSC jack through selectable attenuation pads. When the VF FUNCTION switch is set to CHAN LEV XMT or LOOP TEST, the output level can be set to either 0 dBm or -16 dBm depending on the position of the OSC LEVEL switch. With the VF FUNCTION switch set to SELF TEST or CHAN LEV, a 20 dB attenuator is inserted in series with the oscillator output to provide -20 dBm excitation to the channel level receiver, and a BITE self-test signal. In the COM GAIN XMT position, a 10-dB attenuator provides a -10 dBm signal for use in aligning common gain receivers.

(3) Input signal attenuators and amplifier (fig. FO-12). Signal inputs at the VF METER jack, varying from -20 dBm to +10 dBm can be measured with the BITE module. All signals are conditioned by switched combinations of gain and attenuation to provide an indicated value of 0 dBm on the BITE meter wherever alignment is correct. The input signal attenuators and amplifier elements are: a 10 dB input attenuator, a 20 dB amplifier stage IC1B, and a 10 dB meter attenuation pad. With the VF FUNCTION switch at 4 or 6, the VF METER jack can be either 0 dBm or +7 dBm depending on the strapping option of the channel level receiver. For a 0 dBm input, the BITE meter is capable of displaying a signal from -7 dBm to +2 dBm. For a +7 dBm input, the 10 dBm attenuator must be switched in, allowing the meter to display a signal range from +3 dBm to +12 dBm. The full scale value of the meter is +2 dBm. The METER ATTEN switch can extend this to +12 dBm. At position 3 (and 2) of the VF FUNCTION switch, a -20 dBm signal is accepted from the common gain transmitter. This signal is applied directly to the 20 dB gain stage IC1B to provide an output of 0 dBm. With the switch at position 5, the VF METER jack accepts the -10 dBm output from a channel level transmitter and is attenuated an additional 10 dB by the 10 dB

pad, producing a signal level of -20 dBm at the input to the amplifier. The amplifier provides 20 dB of gain to provide an output of 0 dBm.

(4) Ac metering circuit (fig. FO-12). The ac metering circuit consists of a full-wave rectifier and filter. The signal from the input attenuators and gain stage are buffered by amplifier IC3. A 600-ohm resistor at the noninverting input to IC3 provides the proper termination of the input signals. Amplifiers IC4 and IC1A constitute the fullwave rectifier and filters. Amplifier IC4 is a halfwave rectifier. When an input signal is positive, the output of the amplifier goes negative. When the input voltage is negative, the output of IC4 goes positive. The positive output swing of IC4 is limited to prevent saturation of the amplifier. The circuit becomes a full wave rectifier with the addition of amplifier IC1A. Amplifier IC1A sums the half-wave rectified signal and the input signal to provide a full-wave output. For negative input signals, the output of IC4 is zero. For positive signals, the output of IC1A is the absolute value of the input.

(5) DC voltage select and metering (fig. FO-12). This circuit consists of the DC SUPPLY SELECT switch, multiplier resistors, and the panel meter. To monitor the dc supply voltages, the VF FUNCTION switch is set to DCV, and the DIGITAL FUNCTION switch is set to any position except POWER OFF. This disconnects the panel meter from the ac metering circuit and connects it to DC SUPPLY SELECT switch. Multiplying resistors convert full scale deflection of the meter to 70 and 15 Vdc, respectively.

(6) Self-test (fig. FO-12). To implement analog section self-test, the VF FUNCTION switch is set to 1. This routes the 0 dBm output of oscillator IC2 through an attenuator to the 20 dB amplifier IC1B which amplifies it to provide a 0 dBm level to buffer amplifier IC3. The signal is then converted to de by a full wave rectifier in IC4 and IC1A. The output is attenuated and applied to the inverting input of high limit comparator IC6 and the noninverting input of low limit comparator IC7. The threshold of the high-limit comparator is set to a voltage representing +1.5 dBm. The threshold of the low-limit comparator is set to a voltage representing -1.5 dBm. If the output of the ac voltmeter exceeds either of these limits, an error signal (VF SELF TEST FAIL) goes to -5 volts and an error indication is generated.

(7) E and M signaling (fig. FO-12). VF module signaling can be patched into the front-panel SIG jack. The tip connection applies the E-lead to

inverter IC5A, and the ring connection applies the Mlead status selected by on-hook/off-hook switch to the VF module. The E-lead comes from a VF module relay contact that either opens or shorts the E-lead to ground. When the E-lead is at ground, the input to IC5A-1 is pulled to a logic high. This turns on the inverter, which illuminates the OFF HOOK lamp. When the E-lead is opened, the input to the inverter is pulled to a logic low, turning off the inverter and the OFF HOOK lamp. The M-lead actuates a signaling relay in the VF module. An on-hook condition is represented by grounding the Mlead, and is simulated by connecting the M-lead to -42 Vdc. A current limiter protects the -42 Vdc supply from possible damage due to shorts to ground in the signaling relay by limiting M-lead current to approximately 20 mA.

b. *Digital Section.* This section consists of four major circuits: a master clock generator, a test pattern generator, a test pattern detector, and a self-test circuit. These circuits are described in detail in subparagraphs (1) through (4) below.

(1) Master clock generator circuit (fig. FO-12). The generator divides a 4.096: MHz clock received from the DRIVER module into frequencies of 320 kHz, 50 kHz, and 20 kHz. The 4.096MHz clock is applied by amplifier IC102C and inverter IC106C to a ÷9 circuit (IC107). This 9 circuit is followed by a second ÷9 circuit (IC109) to provide a total division of $9 \times 9 + X$. The value of X is 1 or 0 and is selected by ÷13, counter IC113. The X value is used to synthesize 50 kHz from the 4.096-MHz, with 2 Hz accuracy. The output is provided by NAND gate IC111A to the selecton gates of IC104. The 4.096-MHz clock is also applied to a ÷13 circuit (IC108) to produce a 320-kHz clock used for shifting the incoming 20 kb/s test pattern in the data receiver circuit. The 320-kHz clock is also sent to a ÷16 circuit (IC110) to produce a 20-kHz output to the selection gates of IC104. These gates are controlled by the DIGITAL FUNCTION switch, which permits manual selection of either 50-kb/s, 20-kb/s, external, or self-test (20 kb/s) clocks for application to the test pattern generator circuit.

(2) Test pattern generator circuit (fig. FO-12). Selected transmit clocks from the selection gates (IC104) are applied via inverter IC101C to an 11-bit feedback register consisting, of IC114 and IC115. At the incoming clock rate, this 11-bit register generates pseudo-random binary sequences 2047 bits in length. NAND-gate IC116 and exclusive OR gate IC1170 provide feedback to the register. When the feedback registers start up in an all-1 state, NAND gate IC116 is enabled to place a zero in the shift register to avoid a lockup condition. Once each frame, when an all-1 state is reached, the momentary zero output of NAND gate IC116 is applied via inverter IC131C to the XMT SYNC jack to provide oscilloscope synchronization when viewing the test pattern. Errors are inserted into the outgoing test pattern by pressing the XMT ERROR INJ switch. This applies a low input to NOR gate IC119D, which produces a high output each frame when NAND gate IC116 momentarily goes low. This momentary high output of IC119D inverts one bit in the data stream output of NOR gate IC119C, thereby introducing a one-bit error into the test pattern sequence (frame). The transmit clock and data are applied by drivers IC121 through IC124 to output jacks J208 and J209, respectively. The drivers are capable of driving a 78-ohm load while maintaining an output voltage greater than ±3 volts.

(3) Test pattern detector circuit (fig. FO-12). Incoming test data can be patched into the front-panel RCV DATA IN jack (J206) and routed to the gating circuit of IC105A. If the DIGITAL FUNCTION switch is not set to SELF TEST, the IC105A gating circuit routes the incoming data to gating circuit IC136 via inverter IC131F. As long as the switch is not set to 20 kb/s or SELF TEST, inverter IC131A enables gating circuit IC136 to pass incoming data directly to the word detector register (IC125 and IC126).

(a) If the incoming data is 20 kb/s asynchronous data, then it must be sampled to detect the bit edges so a mid-bit clock can be generated. This is accomplished by clocking incoming 20 kb/s data into transition detector IC132 at a 320-kHz rate. This rate is 16 times the 20-kHz rate. Transition detector IC132 contains a pair of two-bit registers connected to exclusive NOR gate IC117B. Data is clocked into the first gate of the first two-bit register, and exclusive NOR gate IC117B compares the logic level of the two bits. When they differ, as in any transition of data, exclusive NOR gate IC117B provides a positive pulse to the second two-bit register. The contents of this register will be logic Os except when a data transition bit is clocked through its two stages. A 16-bit shift register (IC133 and IC134) is reset by appearance of the transition bit in the first cell of the second two-bit register. The gating circuit of IC119A receives the bit content of the second cell of the

second two-bit register and the sixteenth cell of register IC134. This gating circuit provides a 1 input to the register when a count of 16 is reached or if a second data transition is detected.

(b) The mid-bit clock is generated as follows: upon sensing a positive or negative-going data bit edge, transition detector IC132 generates a start pulse and enables shift registers IC133 and IC134 to start shifting 16 clock pulses. When eight clock pulses from the data bit edge have occurred a 3-microsecond mid-bit clock is obtained from the QF output of IC133. If no other data edge appears after shifting 16 clock pulses, the last pulse loops back to the input of the shift The new incoming data edge resets the reaister. register and starts shifting 16 new clock pulses. In the 20-kb/s (or self-test) mode, gating circuit IC136 routes the mid-bit clock to the word detection circuit. For the other data rates, gating circuit IC136 selects the incoming clock from the RCV CLK IN jack (J205).

(c)The word detector circuit consists of an 11-bit register (IC125 and IC126) with closed-loop feedback via gating The register generates the same circuit IC105B. pseudo-random 2047 bit sequence generated by the test pattern generator. The RCV DATA 1 signal is loaded into an open loop feed-forward register (IC125, IC126, and IC105B). If the received data contains no errors, the output of the register is identical to the RCV DATA 1 input, just as though it were supplying its own input, and the register becomes a feedback register. The received data is fed to the forward register, but it is compared with the output of the register in exclusive OR gate IC117C. Whenever the received data differs from the output of the register, exclusive OR gate IC117C outputs a 1. These outputs of exclusive OR gate IC117C are accumulated for bit error rate measurements. At start up, the register is out of frame synchronization. After 16 bits, the register is loaded with valid RCV DATA and stops generating errors. SYNC flip-flop IC127A goes low, initiating the transfer of the output back to the input of the register. The feedforward register now becomes a feedback register. In this manner, BITE achieves automatic synchronization. As long as synchronization is maintained, the SYNC flip-flop IC127A Q output is low and the SYNC lamp (DS204) is illuminated.

(d) In the error density integrator circuit, an error window counter (IC137, IC138, IC140, IC142) and IC143A generates a 16,384-bit window-time. During each window-time, the bit errors are accumulated in a bit error counter (IC139 and IC141). If more than 164 bit errors are counted, the bit error rate density detector (IC128A and IC128C), sets the IC143B latch, which in turn causes the BER > 10^{-2} lamp (DS203) to illuminate. Further error counting is also inhibited until SYNC is achieved, and an input to the SELF TEST FAIL indicator is provided if the system is in its self-test mode.

(e) The test pattern detector circuit has the capability of monitoring different functions for detection of faults and providing visual and electrical alarms when faults occur. The RCV CLK LOSS lamp (DS205) circuits includes IC129B and IC130C. A retriggerable one-shot multivibrator (IC129B) normally presents a high level to inverter IC130C by pin 12 when no transitions (loss of clock) have occurred. This high level input to the inverter forces its output low, which results in sufficient current to illuminate the RCV CLK LOSS lamp. When a transition occurs. the one-shot changes state momentarily, creating a low-level at the inverter input, and turning the lamp off. After the one-shot returns to its original state, the lamp is re-illuminated. A periodic clock at the input to the one-shot, will cause the lamp to remain off if the period of the clock is less than that of the one-shot. If the clock is lost for as long as 30 milliseconds (approximately), the RCV CLK LOSS lamp will be on.

(f) The BIT ERROR lamp (DS202) is part of a circuit that includes IC129A and IC130A. This alarm functions identically to the RCV CLK LOSS alarm with the exception that its one-shot period is longer (approximately 1 second) and the lamp is illuminated upon triggering of the one-shot instead of the absence of a trigger. An ERROR DISABLE signal is forwarded to an error bit density network to clear the bit density alarm and turn off the BER > 10⁻² lamp (DS203) when further errors have not been detected for approximately one second.

The SYNC lamp (DS204) indicates (g) when the system is in sync (lamp out). The sync circuit includes IC127A, IC118C, and IC130B. The circuit receives inputs from the other alarm circuits described in the preceding paragraphs (LOSS CLK SET, 16 COUNT, and BER > 10^{-2}). Typically, the circuit is forced high by the 16 COUNT signal. This signal essentially generates a sync window that is 16 receive clock bits long (i.e., the system is rechecked for sync every 16 bits). Once the SYNC lamp is illuminated, a RCV CLK LOSS sends the LOSS CLK SET signal to set input IC127A and causes SYNC to go low. When SYNC goes low, it reverse biases the junction of DS204, causing it to extinguish and indicate loss of sync. Since IC127A is a D flip-flop configured in a toggle mode, the BER exceeding 10² causes the SYNC signal to complement its last state. Since the BER signal is a function of the RCV CLK and is also related to 16 COUNT, the BER > 10-2 signal only occurs when the SYNC signal is high. (4) Self-test circuit (fig. FO-12). The self test circuit is used to check operation of the BITE, and consists of IC111C, IC135D, IC135A, IC130E, IC130D, and the SELF TEST FAIL lamp (DS206). When DIGITAL FUNCTION switch (S207A) is set to SELF-TEST, gating circuits IC104 and IC105A divert the 20-kHz signal from the master clock generator to XMT CLK, and puts XMT DATA on the RCV DATA line. These diversions result in a loop back condition where the two test pattern generators are compared, and the self-sync ability of the word detector is tested. The SELF TEST FAIL lamp may be illuminated by several different failures. For instance, if the BER limit is exceeded, a high at IC135D is generated. IC35D, when enabled by the SELF TEST ENABLE signal, generates a fail signal. In addition, NAND gate IC111C accepts the self-test results, and when enabled by the VF SELF TEST ENABLE signal, also generates a fail signal.

Section VIII. POWER SUPPLY GROUP

2-22. General Information

The multiplexer set can be equipped with either an ac or dc power supply group. Because the power supply groups are similar, the following description applies to both groups. Where differences in these two groups exist, they will be described.

2-23. Major Functions

A block diagram for the power supply group is shown in figure 2-31. The power supply group performs two separate functions: conversion of primary power to multiplexer set operating voltages, and alarm monitoring. The -48 Vdc office primary power is converted by a dc-to-dc converter

NOTE:

THE MULTIPLEXER SET IS CONFIGURED FOR AC ONLY OR DC ONLY.



Figure 2-31. Power supply group block diagram.

verter into the regulated voltages required by the multiplexer set. The alarm monitor collects the system

alarms and provides the necessary front- panel indication and office alarm relay outputs to

2-70

the user equipment. The major functions are described in subparagraphs a through d below.

a. Ac Input Section. The ac input section, which exists only in the ac power supply group, converts ac primary power to the -48 Vdc (nominal) input power required by the dc-to-dc converter. The ac input power passes through an EMI filter, which minimizes the effects of high frequency signals above 10 kHz. The EMI filter output is applied to the AC PWR CONT unit. This unit has an on-off toggle switch and an associated power-on lamp to permit front-panel control and monitoring of input power. In addition, the AC PWR CONT unit contains two 5-ampere fuses, one for each leg of the singlephase primary input. The front panel ON-OFF switch applies ac power to the TRF unit. The TRF unit contains a transformer rectifier filter circuit that converts the ac primary input from the EMI filter to the -48 Vdc (nominal) input required by the dc-to-dc converter. The transformer can be strapped to accept either a 117-Vac or 230-Vac single-phase input at any frequency between 47 Hz and 420 Hz.

b. Dc Input Section. The dc input section, which exists only in the dc power supply group, filters and controls dc primary power application to the dc-to-dc converter. The -48 Vdc officer battery power is applied to the dc power control unit by a dc EMI filter. Operation of the EMI filter and dc PWR CONT unit is identical to that described for the ac input section except that only a single 5-ampere fuse is used for the dc primary power.

c. Dc-to-Dc Converter. The dc-to-dc converter receives a -48 Vdc (-44 Vdc to -64 Vdc) input from either the ac or the dc input section. This input is applied to a filter that attenuates low frequency noise on the primary input that is not removed by the EMI filter. Two separate power handling and control circuits are employed. One is enabled by the positive half cycles of a 16-kHz clock input, and the other is enabled by the negative half cycles. Since loads on the outputs of the two circuits are approximately equal, the input current supplies first onehalf the load, then the other half. Power handling and control circuit operation is identical, therefore only one is described. Energy is stored in a transformer in the power handling circuit and delivered to the output regulators as needed. The input current required to resupply the energy in the power handling circuit is provided by the power control circuit. A feedback network is utilized by the power control circuit to assure an adequate energy level in the power handling circuit to maintain the output voltage level. Feedback information is obtained from two sources. A dc feedback monitors

the output voltage with the tightest regulation (-5 Vdc for side 1 and -7 Vdc for side 2). In normal operation, filter capacitors cause output voltage variations to occur slowly. Therefore, a secondary ac feedback is used to achieve faster reaction. This feedback anticipates possible shifts in the output level by monitoring the energy stored in the power handling circuit. As the energy level drops, the circuit's ability to supply an increased load decreases. The ac feedback then causes the control circuit to provide more input current. One output of each power handling circuit is regulated by the dc feedback loop, and the others employ additional regulation. The +12 Vdc (PS1) outputs have tighter tolerances on deviation and ripple, so a discrete dissipative regulator is used for each output. The +12 Vdc (PS2) outputs have less restrictive tolerances, so IC post-regulators are used for these outputs.

d. Alarm Monitor. The alarm monitor detects internal or external multiplexer set faults, protects user from the consequences of faults, and provides maintenance personnel with an indication of the nature of the fault. Indicators on the power supply group front panel are provided for FAULT, LOCAL LOOP, REMOTE LOOP, REMOTE ALARM, and CGA alarms. Alarm relays provide contact closures to inform central office equipment of any alarm condition including failure of the -48 Vdc input to the dc-to-de converter. If the alarm monitor receives LOSS OF INPUT or LOSS OF FRAME signals from the DTG, it generates an OGA signal that causes the DTG to send the appropriate alarm code to the far-end terminal. Receipt of any one or more of LOSS OF OUTPUT, LOSS OF INPUT, LOCAL LOOP, REMOTE LOOP, LOSS OF FRAME, or REMOTE ALARM signals causes the alarm monitor to produce a CGA signal.

2-24. Circuit Descriptions

The power supply group ac input, de input, dc-to-dc converter, and alarm monitor circuits are described in detail in the following subparagraphs a through d below.

a. Ac Input Circuit (fig. FO-13). The primary ac power is applied through a passive-type EMI fitler that attenuates reflected currents and voltages on the input power bus. This filter is primarily effective for signals above 10 kHz. The filter output is applied to the AC PWR CONT unit. Toggle switch S1 applies each leg of the ac input to 5 ampere fuses F1 and F2, respectively. Neon lamp DS1 provides panel indication of power application to the TRF unit. The TRF unit consists of a step-down transformer, full-wave rectifier, single section LC filter. This unit can be strapped at TB2 to accept either 117 Vac or 230 Vac single-phase primary power at any frequency between 47 and 420 Hz. The selected primary power is applied to transformer T1, the output of which is converted to -48 Vdc (nominal) by full wave rectifier CR1 and an LC filter consisting of L1 and C1. The output at TB1, pins 3 and 4, is a -44 to -64 Vdc signal with 1.1 volt peak-to-peak maximum ripple. The output remains within this regulation band for input primary voltage and frequency variations, normal output load changes, and environmental operating conditions.

b. Dc Input Circuit (fig. FO-13). The dc input circuit filters and controls application of -48 Vdc (-44 to -64 Vdc office battery power to the dc-to-dc converter). This circuit has an EMI filter and a dc power control unit whose function is similar to that described for the ac input circuit with the exception that a single 5 ampere fuse is employed.

c. Dc-to-Dc Converter (fig. FO-13). A single section LC input filter attenuates low-frequency switching noise on the -48 Vdc primary input to prevent this noise, particularly between 200 to 300 Hz and 1500 Hz range, from being transmitted to the office power distribution system. This filter also reduces ripple from the TRF unit and provides a low-impedance source for the switching regulators. Two fully independent switching regulators provide the required outputs. The regulators are timed by a common clock that is synchronized by a 16-kHz clock from the DTG (after power has been established). Since these circuits are similar only one will be described.

(1) Energy is stored in transformer T3 when transistor switch Q3 is turned on. When Q3 is turned off, the stored energy is transferred to the load. Output regulation is obtained by controlling the on time of switch Q3. A feedback network maintains an adequate energy level to maintain the output voltage level. The current drive circuit is transformer-coupled transistor Q3 switching network.

(2) The turn-on of the control logic is initiated by the start clock circuit, which is synchronized to a 16kllz signal derived from the channel counter generator in the DRIVER unit. In the absence of this input, the start clock free runs at approximately 13 kHz. At the power polarity of the start clock signal, the digital logic turns on current drive circuit Q3. Circuit Q3 passes dc current to transformer T3, the power handling circuit. The amount of current supplied is sensed in current transformer T1.

(3) Turn-off is controlled by one of two means. In normal operation, enough current is allowed to flow to supply the output load as determined by the normal feedback path. If the current transformer peak current detector senses an overload condition, the digital logic turns off the current drive. If there is a failure in the digital logic at overload, an override current limit signal is forwarded directly to turn off the current drive.

(4) Feedback information for normal control of the proportional current input is obtained from two sources. A dc feedback path monitors the output voltage with the tightest regulation (-5V -1 for side 1, -7V for side 2). In normal operation, the output voltage variations occur slowly because of the filter capacitors. A secondary ac feedback path anticipates possible shifts in the output level by monitoring the energy stored in the power handling circuit. A drop in this energy level indicates an increased load and a requirement for more input current. The dc and ac feedback levels are integrated and compared to a fixed reference by threshold detector IC7B. The resultant output signal is amplified by high-gain amplifier IC3A. If the output has changed sufficiently, a control signal input to the digital logic changes the on cycle of switch Q3 accordingly. The threshold is set high enough to prevent instability in the feedback loop.

(5) Power for the logic and control circuits is obtained from both side I and side 2 in a redundant configuration with diode isolation. If one power handling circuit fails, control logic for the other is still available. Upon initial turn-on, there is no power for any of the system logic; there is, therefore, no 16-kHz SYNC signal or power supply control logic. A starting circuit is employed that is powered directly from the -48 Vdc input and consists of low-frequency oscillator Q9 and Q10. The initial few cycles of this oscillator drive the current drive circuit directly to raise the output voltage quickly; then the normal control circuits take over. One output from each power handling circuit is regulated by the feedback loop. The others employ additional regulation. On side 1, the +12 Vdc (-1) outputs have a tighter tolerance on percent deviation and ripple, so a discrete dissipative regulator is used on each output. The +12 Vdc (-2) has а less restrictive

regulation requirement, so IC post-regulators are preregulated based on the -5 Vdc (-1) load. Thus, if a short circuit develops in the system logic, it will affect the 12 Vdc supplies as well as the -5 Vdc supply. A reference voltage for the 12 Vdc (-1) supplies is obtained from a Zener diode across the output. Each discrete regulator also contains a vernier screwdriver adjustment for initial zero setting of the regulator.

d. Alarm Monitor (fig. FO-14). The internal and external alarm signals are received by the

alarm monitor and applied to relay and lamp drivers Q8 through Q22. Relays K1 through K9 provide contact closures that inform the central office equipment of the alarm condition and create OGA and CGA signals. Table 2-3 defines the alarms, their cause, and result. NAND gate IC9 produces a CGA signal if any one or more inputs is in an alarm state (LO). This CGA signal can be inhibited by pressing CGA DEFEAT switch S2. Switch S1 illuminates all the alarm indicators for lamp testing.

Alarm	Cause	Result
LOSS OF OUTPUT	DTG detects no transmit data or timing for 100 milliseconds or more and forces LOSS OF OUTPUT signal high.	Relay K1 is energized.
FAULT	Malfunction occurs in one or more plug-in modules and FAULT signal goes low.	FAULT lamp DS1 is illuminated and relay K2 is energized.
LOSS OF INPUT	DTG detects no receive data or timing for 100 milliseconds or more and forces LOSS OF INPUT signal low.	Relay K3 is energized.
LOCAL LOOP	DTG loops transmit data back to receive, sends all Is to far end, and forces LOOP signal high.	LOCAL LOOP lamp DS2 is illuminated and relay K4 is energized.
REMOTE LOOP	DTG detects all is in far-end data and forces REMOTE LOOP signal high.	REMOTE LOOP lamp DS3 is illuminated and relay K5 is energized.
LOSS OF FRAME	DTG detects loss of framing and 'forces LOSS OF FRAME signal high.	Relay K6 is energized.
REMOTE ALARM	DTG detects OGA code (B2 = 0 or 00001111) in the in- coming bit stream and forces REMOTE ALARM signal high.	REMOTE ALARM lamp DS5 is illuminated.
OGA	Alarm monitor detects loss of frame or loss of input alarm.	High OGA signal causes OGA code to be sent to far-end. (Code is deter- mined by strapping of DTG).
CGA	Alarm monitor detects presence of any one or more of LOSS OF INPUT, LOSS OF OUTPUT, LOCAL LOOP, REMOTE LOOP, LOSS OF FRAME, and REMOTE ALARM signals.	C.G.A. lamp DS4 is illuminated, relay K8 is energized, and CGA signal is sent to multiplexer.
INPUT POWER	-48 Vdc power input is below -24 Vdc.	Relay K7 is deenergized.
CGA DELAY	CGA exists for 10 seconds.	Relay K1 is energized 10 seconds after start of CGA.
FORCE ALL 1s	LOCAL LOOP alarm is detected.	FORCE ALL is OUTPUT command

Table 2-3. Alarm Circuit Operation

CHAPTER 3 GENERAL SUPPORT MAINTENANCE

Section I. GENERAL

3-1. Scope of Maintenance

This chapter contains instructions for general support maintenance of the individual modules/ units comprising Multiplexer Set AN/FCC-98 (V). The instructions cover disassembly/reassembly, repairing, troubleshooting, readjusting/ aligning, and performance testing of individual modules. Various types of maintenance support data, such as waveforms and parts location diagrams, are also provided. For convenience, the support data is arranged by module and associated troubleshooting procedure. Detailed schematic diagrams for each functional assembly are placed in foldout (FO) pages at the back of the manual.

a. Resistance Data. Values for individual resistors are provided on the detailed schematic diagrams at the back of the manual. Procedures for determining values of resistors that must be selected in test (SIT) are provided in section IV.

b. Voltage Data. Special voltages developed within modules/units are provided where applicable. The voltages represent a module operating in a normal condition, or as described by the associated troubleshooting procedure.

c. Waveforms. Waveforms are provided for significant digital and analog functions. Waveforms are representative of the operating/test conditions described in the associated troubleshooting or performance test procedures for the module.

3-2. Standard Maintenance Instructions

Unless otherwise specified, instructions in this manual for performing standard maintenance actions have the meanings defined in the following subparagraphs.

CAUTION

All plug-in units in the MXTF upper bay can be damaged by being installed or removed with power applied to the MXTF. Always ensure that the MXTF power switch on the PWR CONT module is set to OFF when performing such actions. It is also that recommended the same precautions be taken when probing during strapping or test or troubleshooting procedures.

a. Checking Signals. Signals are checked by observing the signal (waveform) at the point specified, using an AN/USM-281C and 1X (direct) probe. The left probe of the AN/USM-281C is always used to check signals unless otherwise specified. Instructions are provided in the procedures for selecting main AN/USM-281C functions.

(1) Volts-per-vertical division setting are specified as VOLTS/DIV, left and right. Unless otherwise specified, settings on waveform illustrations indicate use of IX (direct) probes. If 10X probes are used, the indicated settings must be multiplied by 10 to maintain waves hape representation as illustrated.

(2) Time-per-horizontal division settings are specified as TIME/DIV.

(3) Trigger selections are specified as TRIG SOURCE LEFT, TRIG SOURCE RIGHT, or SOURCE EXT. The left and right selections mean to use internal (SOURCE INT) trigger.

(4) Coupling instructions are specified as ac or dc.

(5) VERT MODE switch settings should be made as required to select left or right vertical amplifiers.

b. Measuring Resistance. Instructions for measuring resistance means to do so using the DMM or the AN/USM-223, with appropriate mode and range selections.

c. Checking TTL Logic States. Logic state voltage bands may be measured with either the DMM, AN/USM-223, AN/USM-281C or the voltmeter

on the PMTF, all set for dc input. Multiplexer Set AN/FCC-98(V) circuits primarily utilize low-level logic (LO) with a logic high (HI) represented by a zero or slightly negative voltage. In this manual, unless specified otherwise, HI logic voltage is 0 Vdc to less than -2.4 Vdc, and LO logic voltage is greater than -2.4 Vdc to -5.5 Vdc.

d. Measuring Frequency. Instructions for measuring frequency means to use the CP-772A/U, an electronic counter, to determine the frequency of the signal.

e. Identification of Modules/Units. Modules or units being repaired are referred to in this manual as units under repair (UUR). This reference is used whether troubleshooting, repair, or testing is actually involved.

f. Lamp Conditions. Unless specified otherwise, in all troubleshooting and test instructions, only the lamps specified should be observed. Other lamp conditions, especially those on BITE, should be disregarded.

g. Configuration Coding. Most of the subassemblies were built to more than one configuration. Table 3-1 contains all the data required to cross reference the subassembly serial numbers to a configuration code. The first column specifies the nomenclature which identifies the specific unit. The second column shows the serial numbers (production units only) which correspond to the configuration code. The third column specifies

the configuration code. The first three alphanumerics identify the subassembly and the remaining two digits reflect the actual differences in configuration. The last two columns specify the applicable parts location (P/L) diagram and schematic.

3-3. Maintenance Setups and Module Strapping

All operational maintenance procedures in this chapter (troubleshooting, testing, etc.) deal with UURs being installed, on extender boards if necessary, in either the PMTF or the MXTF. For these setups, both the module type and its strapping must be considered. Complete information on module strapping and channel usage is contained in TM 11-5805-711-13. A summary of strapping data is contained in table 3-3. Although instructions in this manual specify which strapping and channels are to be used, maintenance personnel should be aware of the following rules:

a. DTG. The DTG can be strapped to operate in any one of four channel modes, 3, 6, 12, or 24 channels. In the 24-channel mode the output may be NRZ or bipolar mode, with zero either suppressed or unsuppressed. It can be strapped for either voice or data outgoing alarms.

b. VF Modules. VF modules can be used in any of the 24-channel positions of the multiplexer set. They do not preempt (make unusable) any other channel.

Unit	S/N		Applicable	Applicable
Nomenclature	Effectivity	Code	P/L Diagram	Schematic
PCI	5-29	PCM02	3-3	FO-2
	30-555	PCM04	3-3	FO-2
	556-Subs	PCM06	3-3	FO-2
MUX	5-572	MUX02	3-6	FO-3
	573 and Subs	MUX04	3-6	FO-3
DRIVER	5-355	DVR02	3-9	FO-4
	356 and Subs	DVR01	3-9	FO-4
RCVR	5-61	RCV02	3-12	FO-5
	62-355	RCV04	3-12	FO-5
	356-1060	RCV06	3-12	FO-5
	1061 and Subs	RCV08	3-12	FO-5
DEMUX	5-355	DMX02	3-15	FO-6
	356-960	DMX04	3-15	FO-6
	961 and Subs	DMX06	3-15	FO-6
PCD	5-29	PCD02	3-18	FO-7
	30 and Subs	PCD04	3-18	FO-7
BITE Analog	25-136	BIA02	3-32	FO-12
	137-626	BIA04	3-32	FO-12
	627-1102	BIA06	3-32	FO-12
	1103 and Subs	BIA08	3-32	FO-12

Table 3-1. Configuration Coding

Table 3-1. Configuration Coding-Continued

Linit	S/N		Applicable	Applicable
Nomonoloturo	Effectivity	Codo		Schematic
Nomenciature	Enectivity	Code	P/L Diagram	Schematic
BITE Digital	25-458	BID02	3-32	FO-12
	459-711	BID04	3-32	FO-12
	712-1016	BID06	3-32	FO-12
	1017 and Subs	BID08	3-32	FO-12
AC Power Control	26-329	ACP02	3-35	FO-15
	330 and Subs	ACP04	3-35	FO-15
DC Power Control	14-400	DCP02	3-35	FO-15
	401 and Subs	DCP04	3-35	FO-15
Power Supply	33-47	DCC02	3-35	FO-13
DC to DC	48-91	DCC04	3-35	FO-13
Converter	92 and Subs	DCC06	3-35	FO-13
Power Supply	33-47	PMA02	3-35	FO-14
Monitor and	48-91	PMA04	3-35	FO-14
Alarm	92-148	PMA02	3-35	FO-14
	149-302	PMA04	3-35	FO-14
	303-722	PMA06	3-35	FO-14
	723-819	PMA08	3-35	FO-14
	820-1084	PMA10	3-35	FO-14
	1085-1482	PIVIA12	3-35	FO-14
	1483 and Subs	PIMA14	3-35	FO-14
DC EIVII FIIter	14-1035 1026 and Suba		3-35	FO-16
			3-35	FO-15
	29-007 659 and Subs		3-30 2-25	FO-15 FO-15
0-20 kb/s	28-3/1	20K02	3-33	FO-9
0-20 RD/3	3/2	20102	3-24	FO-9
	343-493	20K04 20K02	3-24	FO-9
	494	20K02	3-24	FO-9
	495-518	20K02	3-24	FO-9
	519	20K04	3-24	FO-9
	520-555	20K02	3-24	FO-9
	556	20K04	3-24	FO-9
	557	20K02	3-24	FO-9
	558	20K04	3-24	FO-9
	559-567	20K02	3-24	FO-9
	568	20K04	3-24	FO-9
	569-597	20K02	3-24	FO-9
	598	20K04	3-24	FO-9
	599-606	20K02	3-24	FO-9
	607	20K04	3-24	FO-9
	608-631	20K02	3-24	FO-9
	632	20K04	3-24	FO-9
	633	20K02	3-24	FO-9
	634	20K04	3-24	FO-9
	635-659	20K02	3-24	FO-9
	660	20K04	3-24	FO-9
	661-726	20K02	3-24	FO-9
	121	20K04	3-24	FO-9
	120-111		J-∠4 2 D4	
	//0 770,788	20NU4 20K02	১-∠4 २_२४	ГО-Э ЕО-0
	789	20102 201604	3-24 3-21	FO-9 FO-9
	790-794	20104 201K02	3-24	FO-9
	795	20K02	3-24	FO-9
	796	20K02	3-24	FO-9
	797	20K04	3-24	FO-9
	798-824	20K02	3-24	FO-9

Unit	S/N		Applicable	Applicable
Nomenclature	Effectivity	Code	P/L Diagram	Schematic
0-20 kb/s	825	20K04	3-24	FO-9
	826-829	20K02	3-24	FO-9
	830	20K04	3-24	FO-9
	831-840	20K02	3-24	FO-9
	842-870	20K04 20K02	3-24	FO-9 FO-9
	871	20K04	3-24	FO-9
	872-887	20K02	3-24	FO-9
	888	20K04	3-24	FO-9
	889-946	20K02	3-24	FO-9
	947	20K04	3-24	FO-9
	948-968	20K02 20K04	3-24	FO-9 FO-9
	909 970-988	20104	3-24	FO-9 FO-9
	989	20K02	3-24	FO-9
	990-1013	20K02	3-24	FO-9
	1014	20K04	3-24	FO-9
	1015 and Subs	20K02	3-24	FO-9
50 khls	16-46	50K04	3-27	FO-10
	47 48 and 40	50K02	3-27	FO-10
	48 and 49 50 and 51	50K04 50K02	3-27	FO-10 FO-10
	52-54	50K02	3-27	FO-10
	55	50K02	3-27	FO-10
	56-80	50K04	3-27	FO-10
	81	50K02	3-27	FO-10
	82-131	50K04	3-27	FO-10
	132 and 133	50K02	3-27	FO-10
	134-140	50K04 50K02	3-27	FO-10 FO-10
	147	50K02	3-27	FO-10
	145	50K02	3-27	FO-10
	146-154	50K04	3-27	FO-10
	155	50K02	3-27	FO-10
	156-163	50K04	3-27	FO-10
	164-166	50K02	3-27	FO-10
	167	50K04	3-27	FO-10
	160-171	50K02 50K04	3-27	FO-10 FO-10
	172	50K02	3-27	FO-10
	173 and 174	50K04	3-27	FO-10
	175	50K02	3-27	FO-10
	176 and 177	50K04	3-27	FO-10
	178	50K02	3-27	FO-10
	179-181	50K04	3-27	FO-10
	182-188	50K02 50K04	3-27	FO-10 FO-10
	189	50K04	3-27	FO-10
	190-197	50K04	3-27	FO-10
	198	50K02	3-27	FO-10
	199	50K04	3-27	FO-10
	200-202	50K02	3-27	FO-10
	203-205	50K04	3-27	FO-10
	206 207	50KU2 50K04	3-21 3-27	FO-10 FO-10
	207 208-210	50K04	3-27	FO-10
	211 and 212	50K04	3-27	FO-10
	213-217	50K02	3-27	FO-10
	218	50K04	3-27	FO-10
	219	50K02	3-27	FO-10
	220	50K04	3-27	FO-10

Unit Nomenclature	S/N Effectivity	Code	Applicable P/L Diagram	Applicable Schematic
50 kb/s	221-233	50K02	3-27	FO-10
	234-238	50K04	3-27	FO-10
	239 and 240	50K02	3-27	FO-10
	241-250	50K04	3-27	FO-10
	251 and 252	50K02	3-27	FO-10
	255 and 254 255	50K04 50K02	3-27	FO-10 FO-10
	256 and 257	50K04	3-27	FO-10
	258 and 259	50K02	3-27	FO-10
	260 and 261	50K04	3-27	FO-10
	262	50K02	3-27	FO-10
	263-265	50K04	3-27	FO-10
	200 267-288	50K02	3-27	FO-10 FO-10
	289	50K06	3-27	FO-10
	290-293	50K04	3-27	FO-10
	294	50K02	3-27	FO-10
	295	50K04	3-27	FO-10
	296	50K02	3-27	FO-10
	297-311	50K04	3-27	FO-10
	313	50K00	3-27	FO-10 FO-10
	314	50K06	3-27	FO-10
	315-321	50K04	3-27	FO-10
	322	50K06	3-27	FO-10
	323-327	50K04	3-27	FO-10
	328	50K02	3-27	FO-10
	329	50K04	3-27	FO-10 FO-10
	336-354	50K04	3-27	FO-10
	355	50K06	3-27	FO-10
	356	50K04	3-27	FO-10
	357	50K06	3-27	FO-10
	358	50K04	3-27	FO-10
	359 260 and 261	50K06	3-27	FO-10
	362	50K04 50K06	3-27	FO-10 FO-10
	363-375	50K04	3-27	FO-10
	376-379	50K06	3-27	FO-10
	380	50K04	3-27	FO-10
	381 and 382	50K06	3-27	FO-10
	383	50K04	3-27	FO-10
	385	50K00 50K04	3-27	FO-10 FO-10
	386	50K06	3-27	FO-10
	387	50K04	3-27	FO-10
	388	50K06	3-27	FO-10
	389-394	50K04	3-27	FO-10
	395-397	50K06	3-27	FO-10
	398-402 403	50K04 50K06	3-27	FO-10 FO-10
	404-407	50K04	3-27	FO-10
	408	50K06	3-27	FO-10
	409-413	50K04	3-27	FO-10
	414	50K06	3-27	FO-10
	415-423	50K04	3-27	FO-10
	424 425-420	50K00	3-21 3-27	FO-10 FO-10
	420-429	50K04	3-27	FO-10
	431-450	50K04	3-27	FO-10
	451	50K06	3-27	FO-10
	452-458	50K04	3-27	FO-10

Unit S/N Applicable Applicable P/L Diagram Nomenclature Effectivity Code Schematic FO-10 50 kb/s 459 50K06 3-27 460-468 50K04 3-27 FO-10 FO-10 469 50K06 3-27 470-480 50K04 FO-10 3-27 50K06 481 3-27 FO-10 482-485 50K04 3-27 FO-10 50K06 486 3-27 FO-10 487 50K04 3-27 FO-10 488 50K06 3-27 FO-10 489-499 50K04 3-27 FO-10 500 50K06 3-27 FO-10 501-509 50K04 3-27 FO-10 510 50K06 3-27 FO-10 FO-10 511-514 50K04 3-27 50K06 FO-10 515 3-27 50K04 FO-10 516 and 517 3-27 50K06 3-27 FO-10 518 and 519 520-522 50K04 3-27 FO-10 523 50K06 3-27 FO-10 524-532 50K04 FO-10 3-27 533 50K06 3-27 FO-10 534-538 FO-10 50K04 3-27 539 50K06 3-27 FO-10 540 50K04 FO-10 3-27 541 50K06 3-27 FO-10 542 and 543 50K04 FO-10 3-27 544 50K06 3-27 FO-10 545 and 546 FO-10 50K04 3-27 547 50K06 3-27 FO-10 548-559 50K04 3-27 FO-10 560 50K06 3-27 FO-10 561-568 FO-10 50K04 3-27 569 50K06 3-27 FO-10 570 and 571 50K04 3-27 FO-10 572 50K06 3-27 FO-10 573 50K04 3-27 FO-10 574 50K06 3-27 FO-10 575-598 50K04 3-27 FO-10 599 50K06 3-27 FO-10 600-607 50K04 3-27 FO-10 608-610 50K06 3-27 FO-10 611-617 50K04 FO-10 3-27 618 and 619 50K06 3-27 FO-10 620-622 50K04 3-27 FO-10 50K06 623 and 624 3-27 FO-10 625 and 626 50K04 3-27 FO-10 FO-10 627 50K06 3-27 628 50K04 3-27 FO-10 629 50K06 3-27 FO-10 630-634 3-27 50K04 FO-10 50K06 FO-10 635 3-27 636-641 50K04 3-27 FO-10 50K06 FO-10 642 3-27 643 and 644 50K04 3-27 FO-10 645 50K06 3-27 FO-10 646-648 50K04 FO-10 3-27 649 50K06 3-27 FO-10 650 and 651 50K04 3-27 FO-10 50K06 652 3-27 FO-10 FO-10 653-657 50K04 3-27 658 50K06 3-27 FO-10 659-662 50K04 3-27 FO-10

Unit S/N Applicable Applicable Nomenclature Effectivity Code P/L Diagram Schematic FO-10 50 kb/s 663 and 664 50K06 3-27 665-669 50K04 3-27 FO-10 FO-10 670 and 671 50K06 3-27 672-675 50K04 FO-10 3-27 50K06 3-27 FO-10 676 677-681 50K04 3-27 FO-10 50K06 682 3-27 FO-10 683 50K04 3-27 FO-10 684 50K06 3-27 FO-10 685-688 50K04 3-27 FO-10 689-691 50K06 3-27 FO-10 FO-10 692 50K04 3-27 693 50K06 3-27 FO-10 FO-10 694-697 50K04 3-27 698 50K06 FO-10 3-27 699 50K04 FO-10 3-27 700 and 701 50K06 3-27 FO-10 702-704 50K04 3-27 FO-10 705 50K06 3-27 FO-10 706-710 50K04 FO-10 3-27 711 and 712 50K06 3-27 FO-10 FO-10 713 50K04 3-27 714 50K06 3-27 FO-10 715 50K04 FO-10 3-27 716 50K06 3-27 FO-10 717 and 718 50K04 FO-10 3-27 50K06 3-27 FO-10 719 720 and 721 FO-10 50K04 3-27 50K06 3-27 FO-10 722 723-725 50K04 3-27 FO-10 726 50K06 3-27 FO-10 3-27 FO-10 727 50K04 728 and 729 50K06 3-27 FO-10 730-733 50K04 3-27 FO-10 734 50K06 3-27 FO-10 735-738 50K04 3-27 FO-10 739 50K06 FO-10 3-27 740-745 50K04 3-27 FO-10 746 50K06 3-27 FO-10 747 and 748 50K04 3-27 FO-10 749 50K06 3-27 FO-10 750 50K04 FO-10 3-27 751 and 752 50K06 3-27 FO-10 50K04 3-27 FO-10 753 754 and 755 50K06 3-27 FO-10 756 50K04 3-27 FO-10 FO-10 757 and 758 50K06 3-27 759-764 50K04 3-27 FO-10 765 50K06 3-27 FO-10 766 3-27 50K04 FO-10 767 and 768 50K06 FO-10 3-27 769 and 770 50K04 3-27 FO-10 50K06 FO-10 771 3-27 772-776 50K04 3-27 FO-10 50K06 3-27 FO-10 777 50K04 FO-10 778-782 3-27 783 and 784 50K06 3-27 FO-10 785 50K04 3-27 FO-10 786 50K06 3-27 FO-10 50K04 FO-10 787 3-27 788-790 50K06 3-27 FO-10 791 50K04 3-27 FO-10

Unit S/N Applicable Applicable P/L Diagram Nomenclature Effectivity Code Schematic 792 and 793 FO-10 50 kb/s 50K06 3-27 794 50K04 3-27 FO-10 795-797 FO-10 50K06 3-27 798-800 50K04 FO-10 3-27 50K06 801 3-27 FO-10 802-804 50K04 3-27 FO-10 805 50K06 3-27 FO-10 806 50K04 3-27 FO-10 807 and 808 50K06 3-27 FO-10 809-812 50K04 3-27 FO-10 813-816 50K06 3-27 FO-10 817 and 818 50K04 3-27 FO-10 819-821 50K06 3-27 FO-10 FO-10 822 50K04 3-27 823 50K06 FO-10 3-27 824 and 825 50K04 3-27 FO-10 826 and 827 50K06 FO-10 3-27 828-834 50K04 3-27 FO-10 FO-10 835 50K06 3-27 836 50K04 FO-10 3-27 837 50K06 3-27 FO-10 838 and 839 FO-10 50K04 3-27 840 50K06 3-27 FO-10 841-847 50K04 FO-10 3-27 848 50K06 3-27 FO-10 849 and 850 50K04 FO-10 3-27 851 and 852 50K06 3-27 FO-10 FO-10 853 50K04 3-27 3-27 FO-10 854 50K06 855-857 50K04 3-27 FO-10 858 50K06 3-27 FO-10 859 FO-10 50K04 3-27 860 50K06 3-27 FO-10 861-865 50K04 3-27 FO-10 866 50K06 3-27 FO-10 867-869 50K04 3-27 FO-10 870 50K06 3-27 FO-10 871-873 50K04 3-27 FO-10 874 50K06 3-27 FO-10 875-882 50K04 3-27 FO-10 883 50K06 3-27 FO-10 884-886 50K04 FO-10 3-27 887 50K06 3-27 FO-10 888-890 50K04 3-27 FO-10 50K06 891 3-27 FO-10 892-896 50K04 3-27 FO-10 FO-10 897 50K06 3-27 898-902 50K04 3-27 FO-10 903-906 50K06 3-27 FO-10 907-911 3-27 50K04 FO-10 912 and 913 50K06 FO-10 3-27 914 50K04 3-27 FO-10 915 50K06 FO-10 3-27 50K04 916 3-27 FO-10 917 and 918 50K06 3-27 FO-10 919-923 50K04 FO-10 3-27 924 and 925 50K06 3-27 FO-10 926 and 927 50K04 3-27 FO-10 50K06 928-931 3-27 FO-10 FO-10 932 and 933 50K04 3-27 934-939 50K06 3-27 FO-10 940-957 50K04 3-27 FO-10

Table 3-1. Configuration Coding-Continued

Unit	S/N Effectivity	Code	Applicable P/L Diagram	Applicable Schematic
50 kb/c	058	50K06	2.07	
50 KD/S	959-961	50K00	3-27	FO-10
	962	50K06	3-27	FO-10
	963-966	50K04	3-27	FO-10
	967-969	50K06	3-27	FO-10
	970	50K04	3-27	FO-10
	971	50K06	3-27	FO-10
	972 and 973	50K04	3-27	FO-10
	974	50K00	3-27	FO-10
	975-977	50K04 50K06	3-27	FO-10 FO-10
	979	50K04	3-27	FO-10
	980 and 981	50K06	3-27	FO-10
	982	50K04	3-27	FO-10
	983	50K06	3-27	FO-10
	984-994	50K04	3-27	FO-10
	995	50K06	3-27	FO-10
	996-1036	50K04	3-27	FO-10
	1037 1038 and 1039	50K00 50K04	3-27	FO-10 FO-10
	1030 and 1039	50K04	3-27	FO-10
	1041	50K04	3-27	FO-10
	1042-1045	50K06	3-27	FO-10
	1046	50K04	3-27	FO-10
	1047-1050	50K06	3-27	FO-10
	1051	50K04	3-27	FO-10
	1052 and 1053	50K06	3-27	FO-10
Multirato	1054 and Subs		3-27	FO-10 FO-11
wulliale	77-105	MTR02	3-30	FO-11
	106	MTR04	3-30	FO-11
	107	MTR02	3-30	FO-11
	108	MTR04	3-30	FO-11
	109-159	MTR02	3-30	FO-11
	160	MTR04	3-30	FO-11
	161	MIR02	3-30	FO-11
	162	MIR04	3-30	FO-11
	163-160	MTR04	3-30	FO-11
	168-180	MTR02	3-30	FO-11
	181	MTR04	3-30	FO-11
	182-192	MTR02	3-30	FO-11
	193	MTR04	3-30	FO-11
	194-197	MTR02	3-30	FO-11
	198	MIR04	3-30	FO-11
	199-205	MTR02	3-30	FO-11
	200	MTR02	3-30	FO-11
	211	MTR04	3-30	FO-11
	212	MTR02	3-30	FO-11
	213-215	MTR04	3-30	FO-11
	216 and 217	MTR02	3-30	FO-11
	218 and 219	MTR04	3-30	FO-11
	220-222	MIR02	3-30	FO-11
	223 and 224		3-3U 2-20	FU-11 FO 11
	220 anu 220 227	MTR04	3-30 3-30	FO-11 FO-11
	228	MTR02	3-30	FO-11
	229-234	MTR04	3-30	FO-11

Unit	S/N		Applicable	Applicable
Nomenclature	Effectivity	Code	P/L Diagram	Schematic
Multirate	235-240	MTR02	3-30	FO-11
	241	MTR04	3-30	FO-11
	242-257	MTR02	3-30	FO-11
	258	MTR04	3-30	FO-11
	259	MTR02	3-30	FO-11
	260	MTR04	3-30	FO-11
	261	MTR02	3-30	FO-11
	262 and 263	MTR04	3-30	FO-11
	264 and 265	MTR02	3-30	FO-11
	266-268	MTR04	3-30	FO-11
	269	MTR02	3-30	FO-11
	270 and Subs	MTR04	3-30	FO-11

Table 3-1. Configuration Coding--Continued

c. 0-20 and 50 kb/s Data Modules. Asynchronous 0-20 and 50 kb/s data modules can be used in any channel position from 1 through 12, and in any odd channel position from 13 through 23. They do not preempt any other channels.

d. Multirate Data Modules. Limitations as to the testing of multirate data modules in an MIXFT depend upon both the data rate they are strapped to handle and, in some cases, the adjacent or alternative mode in which they are strapped to operate.

(1) 56 kb/s and 4 kb/s strapping. Each module requires one (only) channel, and can be used in any channel position from 1 through 12 and in any odd channel position from 13 through 23.

(2) 128 kb/s strapping. Each module can be used in any channel position 1 through 12 or in odd positions 13 through 23. Operation of modules at 128 kb/s preempts one other channel besides the one in which the module is being used. Which particular channel is preempted depends upon whether the module is strapped to operate in an adjacent or an alternate mode.

(a) Adjacent mode (128 kb/s). In an adjacent mode of operation, each module operating at 128 kb/s preempts the next higher channel. For example, if the module is being used in channel position 5, it preempts channel 6; or, if it is used in channel 12 position, it preempts channel 13.

(b) Alternate mode (128 kb/s.) In an alternate mode of operation, each module operating at 128 kb/s preempts the second-next higher channel. For example, if the module is used in channel 6 position, it preempts channel 8; or, if it is used in channel 12 position, it preempts channel 14. If it is used in channel 23 position, it preempts channel 1. It should be noted that by-passed channels are usable by other modules.

(3) 256 kb/s strapping. Modules can be used in channel 1 through 12 positions or odd-channel 13 through 23 positions. Using modules at 256 kb/s also preempts three additional channels. Which specific channels are preempted depends upon whether the module is strapped to operate in an adjacent or an alternate mode.

(a) Adjacent mode (256 kb/s). In an adjacent mode of operation, each module operating at 256 kb/s preempts the next three higher channels. For example, if the module is being used in channel 6 position, it preempts channels 7, 8, and 9; or if it is being used in channel 12 position, it preempts channels 13, 14, and 15. If it is used in channel 23 position, it preempts channels 24, 1, and 2.

(b) Alternate mode (256 kb/s). In an alternate mode of operation, each module operating at 256 kb/s preempts three higher channels, but in an alternate manner. For example, if the module is being used in channel 2 position, it preempts channels 4, 6, and 8; if it is being used in channel 11 position, it preempts channels 13, 15, and 17; or if it is being used in channel 21 position, it preempts channels 23, 1, and 3. It should be noted that the bypassed channels are usable with other modules.

(4) 512 kb/s strapping. A module can be tested in channel 1 through 12 positions or odd channel 13 through 23 positions. Operation of modules at 512 kb/s preempts seven additional high channels. Which specific channels are preempted depends upon whether the module is strapped to operate in an adjacent or alternate mode.

adjacent

(a) *Adjacent mode (512 kb/s)*. In an

mode of operation, each module operating at 512 kb/s preempts the next seven higher channels. For example, if the module is being used in channel 2 position, it preempts channels 3 through 9; if it is being used in channel 12 position, it preempts channels 13 through 19; or if it is being used in channel 21 position, it preempts channels 22, 23, 24, 1, 2, 3, and 4.

(b) Alternate mode (512 kb/s). In an alternate mode of operation each module operating at 512 kb/s preempts seven additional higher channels in an alternate manner. For example, if the module is being used in channel 2 position, it preempts channels 4, 6, 8, 10, 12, 14, and 16; or if it is being used in channel 15 position, it preempts channels 17, 19, 21, 23, 1, 3, and 5. Note that the bypassed channels are usable with other types of modules.

Section II. TOOLS AND TEST EQUIPMENT

3-4. General

All tools and test equipment authorized for general support maintenance are identified in this section (table 3-2). Additional information for each tool is provided by the Maintenance Allocation Chart (MAC) in TM 11-5805-711-13.

3-5. Multiplexer Test Fixture (MXTF)

Except for power supply group units, all troubleshooting and test procedures in this chapter require that the UUR be installed in an MXTF. The MXTF is a special version of Multiplexer Set AN/FCC-98(V) and is set up and operated in a manner similar to that described in TM 11-5805-711-13.

a. *MXTF Accessories*. The MXTF includes a set of extender boards and test cables (types A through N). These accessories are listed in table 3-3.

b. Use of Extender' Boards. The extender boards provided with the MXTF permit UURs to be operated under normal conditions with circuit parts accessible while they are out of the MXTF. Except for connector keys, the rear (female) connector on each extender board is the same as the plug-in connectors on the backplane of the MXTF. The A and B pins of the UUR can be accessed via the printed strips on each side of the extender boards. See figure 3-1 for typical uses of extender boards.

CAUTION

Due to the possibility of causing an electrical short by unevenly seating a module into an extender board, the

MXTF power should always be turned off before the module is inserted.

Table 3-2. General Support Level Tools and Equipment

Designation	Short Form Name
	T/(400/0
I ool Kit, Electronic Equipment	TK-100/G
Tool Kit. PCC Repair. PACE	PCC repair kit
Tool Kit, Electronic Equipment TK-186/FRC-81 (V)	TK-186
Transmission and Noise Measuring Set TA-855/U	TA-855/U
Test Set, Telephone TS-3329/U	TS-3329/U
Oscilloscope AN/USM-281C	AN/USM-281C
Digital Frequency Counter CP-772A/U	CP-772A/U
Transmission Impairment	TIMS
Measuring Set HP-4940A	
Digital Multimeter ME-498-U	DMM
Digital Multimeter, Display	(p/o DMM)
ID-2101/U	
Multimeter AN/USM-223	AN/USM-233
Signal Generator, Wavetek Mod 142	WAVETEK 142
Test Set Data Transmission	Checktran
(Checktran) 350B/355/356	
Test Fixture TRW 17900-020	MXTF
Power Module Test Fixture TRW	PMTF
17320-010 (includes one TRF	
adapter cable and shield, and	
two test leads for external	
voltage/amperage measurements)
VICOM Test Unit	VICOM unit
Vidar 3015-01 M1	



Figure 3-1. Use of extender boards.

Name	TRW part no.	Quantity
DTG Extender Board	17332-010	1
BITE Extender Board	17300-010	1
PWR SPLY Extender Board	17330-010	1
Channel Module Extender Boar	d 17080-010	4
Type A Test Cable, Bantam to Bantam	17436-010	3
Type A Test Cable, Turret to Turret	17358-010	3
Type C Test Cable, BNC to BN	C 17271-010	2
Type D Test Cable, MS Cannor 310 to Telephone 310	17272-010	1
Type E Test Cable, Telephone 310 to Telephone 310	17273-010	1

Table 3-3. MXTF Accessories

Name	TRW part no.	Quantity
Type J Test Cable, Bantam to	17277-010	1
BNC		
Type L Test Cable, DB Conn to	17279-010	1
DB Conn		
Type M Test Cable, MS Cannor	n 17269-010	1
to Bantam		
Type N Test Cable, BNC to	17268-010	1
CLIP		
Power Cable, MS3126E12-3S to	o 17287-010	1
AC Wall Jack		

c. *MXTF Configuration*. The MXTF is equipped with an ac or dc power supply group, a BITE, and a data timing group, all of which are top shelf components. For troubleshooting or testing, these units can be replaced with a UUR. VF and data channel modules, either UURs or spare (known good) modules, can be installed in the two lower bays as required.

Section III. TROUBLESHOOTING

3-6. General

This section contains data and procedures for troubleshooting modules/units of the multiplexer set. The coverage for each module/unit includes a list of tools and test equipment, setup procedures or diagrams, applicable supporting data, and tabulated instructions. (Note that BITE indicators not specifically addressed in procedures should be disregarded.) Strapping options are shown in table 3-4. References to the detailed schematic diagram for each module/unit are also provided.

3-7. Initial Inspection

Before troubleshooting any module/unit, inspect it visually. Perform the inspection under good light to see that none of the following conditions exist:

- a. Indication of a part having been overheated.
- b. Corrosion.
- c. Loose components.
- d. Loose wire terminations.
- e. Cracks.

Table 3-4. Module Strapping and Switch Settings

DTG STRAPPING									
	Channel rate								
Channels	Channels DRIVER and-RCVR unit strapping								
	S3-1	S3-2	S3-3	S3-4	S3-5				
24	open	open	open	open	closed				
12	open	open	open	closed open					
6	open	closed	open	open	open				
3	open	open	open	open	open				
	Outgo	oing aları	ms (OG	A)					
		DI	RIVER	and RC\	/R				
Option		ur	nit strap	bing					
B2 = 0	B2 = 0 S3-8 open								
B2 = 0 + 00001111 S3-8 closed									
	Zero suppression								
Option DRIVER unit strapping									
Disable S3-6 open									
Enable S3-6 closed									
Format									
DRIVER unit									
Option	Option module RCVR unit strapping								
Bipola	r S	S2-C1	S3-	7 open	S4-C1				
NRZ S2-C2 S3-7 closed S4-C2									

Table 3-4. Module Strapping and Switch Settings-Continued

VF MODULE STRAPPING

Option	Strapping
-16 dBm VF input level + 7 dBm VF output level 0 dBm VF input level 0 dBm VF output level Normal (balanced) E lead signaling	A strap in C strap in B strap in C strap in D1 strap in
with on-hook open and off-hook ground. F lead must be grounded in power supply by compatible E strapping.	1

ا Asynchronous modules have no	NOTE 0-20 kb/s o strapping optic	data ons.			
50 KB/S DATA M	10DULE STRAP	PING			
Option		Strapping			
· · · · · · · · · · · · · · · · · · ·	S1	\$2			
	(all sections)				
Balanced (78 ohms) Unbalanced (50 ohms)	Closed (on) Open (off)	Open (off) Closed (on)			

MULTIRATE DATA MODULE STRAPPING															
			_	S1 switch position					S2 switch position						
Rate kb/s	Clk	Chan use	1	2	3	4	5		1	2	3	4	5	*7	8
56	INT	ALT	ON	OFF	OFF	OFF	ON		OFF	OFF	OFF	ON	OFF	ON	ON
56	EXT	-	ON	OFF	OFF	OFF	ON		OFF	OFF	OFF	ON	OFF	OFF	ON
64	INT	-	ON	OFF	OFF	OFF	ON		ON	ON	ON	ON	OFF	ON	ON
64	EXT	-	ON	OFF	OFF	OFF	ON		ON	ON	ON	ON	OFF	OFF	ON
128	INT	ALT	OFF	ON	OFF	OFF	ON		ON	OFF	ON	ON	ON	ON	OFF
128	EXT	ALT	OFF	ON	OFF	OFF	ON		ON	OFF	ON	ON	ON	OFF	OFF
128	INT	ADJ	ON	OFF	OFF	OFF	OFF		ON	OFF	ON	ON	ON	ON	ON
128	EXT	ADJ	ON	OFF	OFF	OFF	OFF		ON	OFF	ON	ON	ON	OFF	ON
256	INT	ALT	OFF	OFF	ON	OFF	ON		ON	ON	OFF	ON	ON	ON	OFF
256	EXT	ALT	OFF	OFF	ON	OFF	ON		ON	ON	OFF	ON	ON	OFF	OFF
256	INT	ADJ	OFF	ON	OFF	OFF	OFF		ON	ON	OFF	ON	ON	ON	ON
256	EXT	ADJ	OFF	ON	OFF	OFF	OFF		ON	ON	OFF	ON	ON	OFF	ON
512	INT	ALT	OFF	OFF	OFF	ON	ON		ON	OFF	OFF	OFF	OFF	ON	OFF
512	EXT	ALT	OFF	OFF	OFF	ON	ON		ON	OFF	OFF	OFF	OFF	OFF	OFF
512	INT	ADJ	OFF	OFF	ON	OFF	OFF		ON	OFF	OFF	OFF	OFF	ON	ON
512	EXT	ADJ	OFF	OFF	ON	OFF	OFF		ON	OFF	OFF	OFF	OFF	OFF	ON
	*S2-6 r	not used.			*S2-6 not used.										

3-8. Troubleshooting PCM Unit

The following instructions and data are for use in troubleshooting faulty PCM units. Refer to figure FO-2 and figure 3-3 for parts location.

- a. Tools and Test Equipment.
 - (1) TK-100/G.
 - (2) AN/USM-281C.
 - (3) DMIM.
 - (4) TIMS.

(5) MXTF with the following accessories: Extender board TRW 17332-010 Spare VF module Type C test cables (2) Type G test cables (2) Type A test cables (2).

- *b. Initial Equipment Setup.* Set up test equipment and faculty PCM module as follows:
 - (1) Set power switch on PWR CONT unit in MXTF to OFF.
 - (2) Strap RCVR and DRIVER units for 24channel NRZ operation (table 3-4).
 - (3) Using extender board, install UUR in place of MXTF PCM unit.
 - (4) Connect test equipment as shown in figure 3-2.



Figure 3-2. PCM unit troubleshooting setup diagram.

(5)	Set test e	equipment	switches a	is follows:	Unit	Switch NOISE FILTE	Setting ER C-MSG
Ur AN/US	nit SM-281C	Switch TIME/DI\ VOLTS/D	/) V	Setting 1 ms 2V		CONTROL RECEIVE/ TRANSMIT	Down position
DMM		TRIG SC VERT MO POWER POWER FUNCTIO RANGE	DURCE DDE	LEFT LEFT PULL ON DCV 10V		JACKS switc POWER OUTPUT LEVEL	h ON -16 dBm for A strapped VF module 0 dBm for B
TIMS		SETUP	ROLS	NORMAL TEST TEST WITH- OUT HOLD	MXTF (PWR CONT)	Power	VF module ON
				TALK BAT- TERY OFF TERM 600 NO SF SKIP NORMAL TEST	Allow of minutes	E warm up for 5 eding with test. eshoot in accordance with te malfunctioning areas of	
		MEASUF MENT DISPLAY NECTE	RE- CON- D TO	LEVEL & FRE- QUENCY TRMT	the PCM unit.		te manufictioning areas of
Step	Control		Settina	Troub	le sectionalization cha	art	Normal indication or fig 3-4
1				Check ANALOG IN circuit (IC35, IC3	IPUT MULTIPLEXER 37, and IC39). If result		
	TIMS STEP 100	Hz: 2	204 Hz	b. Move VF m higher chan b. Reck signa	ponent. al at IC39-8. odule to progressively nels, repeating a above place VF module in	a. b.	Waveform A. Waveform A.
2				Check ODD and E AND HOLD circu IC67). If result o incorrect, isolate component.	VEN GROUP SAMPLE uits (IC47, IC59 and f either check is and replace faulty		
				a. Check ODD HOLD circu PAM ODD t	GROUP SAMPLE AND it by checking signal at est point on UUR.) a.	Waveform B.
				b. Move VF mo c. Check EVEI AND HOLD at PAM EVE UUR.	odule to channel 2. N GROUP SAMPLE circuit by checking sign EN test point on	b. c. al	None. Waveform B.
3				Check CONVERSI circuit (IC2, IC12 IC33, IC42 and I check is incorred faulty componen	ON CONTROL LOGIC 2, IC21, IC22, IC23, C52). If result of any ct, isolate and replace		
	AN/USM-2	281C	ius	a. Check signa	al at SMPL ODD test	a.	Waveform C.
			, po	b. Check signa point on UU	al at SMPL EVEN test	b.	Waveform C.
Step	Control	Setting	Trouble sectionalization chart		Normal indication or fig 3-4		
------	--------------	-----------	--	---------	---------------------------------		
			c. Check signal at IC23-9.	C.	Waveform D.		
			d. Check signal at IC32-9.	d.	Waveform E.		
	TIME/DIV:	2 μs	e. Check signal at IC22-3.	e.	Waveform F.		
4			Check ODD and EVEN GROUPS A-D				
			CONVERTER circuits (IC56, IC66,				
			IC51, IC55, IC64, IC53 and IC77). If re-				
			sult of any check is incorrect, isolate				
			and replace faulty component.				
		5.05	a Check signal at IC53-5	а	Waveform G		
	TIME/DIV.	0 μ5	b Check signal at IC53-9	h.	Waveform G		
			c Connect jumper (not supplied)	с. С	Waveform H		
			between P1-3B and TP-12 Check	0.	Waveloini II.		
			signal at IC65-9				
			d. Check signal at IC55-9.	d.	Waveform H.		
			e. Connect a second jumper between	e.	Waveform H.		
			P1-3B and TP11. Check signal at				
			IC65-9.				
			f. Remove jumper from TP11 and	f.	Waveform H.		
			connect to TP10. Check signal at IC55-9.				
			CAUTION				
			In the following step, remove				
			jumpers at TP12 and TP10 ends				
			first to prevent damage to				
			component.				
	TIME/DIV:	2 us	g. Remove jumpers between TP12 and	q.	Waveform I.		
		•	TP10 and P1-3B. Check signals at	0			
			IC42-11 and IC42-8.				
	MAG:	X10 (OUT)	h. Move VF module to channel 1.	h.	Waveform J.		
	TRIG SOURCE:	RIGHT	Connect right probe to 24 FRAME test				
	TIME/DIV:	20 µs	point on DEMIX unit. Check signal				
			at IC43-1. Adjust horizontal				
			position to center waveform.				
			i. Move VF module to channel 2. Check	i.	Waveform J.		
			signal at IC43-10.				
	TIME/DIV:	5 μs	j. Check signal at IC51-3.	j.	Waveform K.		
	MAG:	X1 (IN)					
			k. Check signal at IC51-6.	k.	Waveform K.		
5	AN/USM-281C		Check ODD and EVEN GROUP ZERO-				
	TIME/DIV:	50 ms	IZER circuits (IC45, IC46, IC47, IC49,				
	TRIG SOURCE:	LEFT	IC50, IC58, IC59, IC60, IC68, IC69, IC70,				
			IC78 and IC79). If result of any check is				
			incorrect, isolate and replace faulty com-				
			component.		\\/		
			a. Connect jumper between P1-3B and	а.	vvavetorm L.		
			TP-12. Uneck signal at IU47-1.		(vvaverorm appears as		
			b Chack signal at IC 47.7	۲.	moving dot.)		
			D. UNECK SIGNALATIU47-7.	D.	waveform L.		
					(waveloin appears as		
			NOTE		moving dot.)		
			Ignore any lamps which light for				
			remainder of test.				

Step	Control	Setting	Trouble sectionalization chart		Normal indication or fig 3-4
<u> </u>					
			 Connect a second jumper between P1-3B and TP11. Check signal at IC47-1. 	C.	Waveform M. (Waveform appears as a moving dot.)
			 Remove jumper from TP11 and connect to TP10. Check signal at IC47-7. moving dot.) CAUTION 	d.	Waveform M. (Waveform appears as a
			In the following step, remove jumpers at TP12 and TP10 ends first to prevent damage to component.		
			e. Remove jumpers between P1-3B and TP12 and TP10.	e.	None.
	AN /USM-281C	2.00	f Check signal at IC78 5	f	Wayoform N
6		2 μ5	g. Check signal at IC49-5. Check EVEN and ODD OUTPUT CONTROL circuits (IC22, IC31, IC41, IC42,	ı. g.	Waveform N.
			IC52 and IC71). If result of either check is incorrect, isolate and replace faulty component		
			a. Check signal at IC42-9.	a.	Waveform O.
	AN/ USM-281 C		b. Check signal at 1042-8.	D.	waveform I.
7	TIME/DIV:	5 μs	 c. Check signal at IC22-11. Check ODD and EVEN P TO VERTER circuits (IC44, IC74). If re- sult of any check is incorrect, isolate and 	C.	Waveform P. S CON-
	AN'/USM-281C		replace faulty component. a. Move VF module to channel 1.	a.	None.
	TRIG SOURCE:	RIGHT	b. Connect TIMS 310 TRMT jack to	b.	None.
			lower XMT jack of VF module.		
0			 c. Check signal at IC43-1. d. Move spare VF module to channel 2 and repeat b and c above, checking signal at IC43-10 instead of IC43-1. 	с. 4.	Similar to waveform Q. Similar to waveform Q.
0			Check OUTPUT MULTIPLEXER circuit (IC43 and IC52). If result of check is in- correct, replace faulty component.		
			 Disconnect TIMS 316 TRMT jack from lower XMT jack of VF module. 	a.	None.
	MXTF (BITE) VF FUNCTION: OSC, LEV-	LOOP As required by VF, module strapping	 b. Connect BITE VF OSC jack to lower XMT jack of VF module in channel 2, using type A cable. 	b.	None.
	AN/USM-28C TIME/DIV:	10 μs			

				Normal indication	
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4	
9			 c. Check signal at the MUX data test point on UUR. Check SIGNALING CONTROL circuit (IC1, IC11, IC21 and Q1). If results of any checks are incorrect, isolate and re- place faulty component. 	c. Waveform R.	
	OFF HOOK/ ON HOOK: AN/USM-281C		a. Connect type A cable from SIG jack of VF module to BITE SIG jack.	a. None.	
	TRIG SOURCE:	20 μs LEFT	b. Check signal at IC11-7.	b. Waveform S.	
	MXTF (BITE) ON HOOK/		c. Check signal at IC11-15.	c. Waveform T.	
	OFF HOOK:	OFF HOOK	d. Check signal at IC11-15.	d. Waveform U. BITE OFF HOOK lamp illuminates.	
10			Check FAULT MONITOR circuit (IC61, IC62, IC63, and IC71). If result of check is incorrect, isolate and replace faulty component.		
			On UUR, press FAULT TEST switch and observe lamp conditions.	FAULT and ALL FAULT TEST lamps illuminate.	

3-9. Troubleshooting MUX Unit

The following instructions and data are for use in troubleshooting faulty MUX units. Refer to figure FO-3 and figure 3-6 for parts location.

- a. Tools and Test Equipment.
 - (1) TK-100/G.
 - (2) AN/USM-281C.
 - (3) DMM.
 - (4) MXTF with the following accessories: Extender board TRW 17332-101 Type A test cables (3) Type B test cable
 Type C test cables (2) Spare VF module
 Spare 0-20 kb/s data module.

b. Initial Setup. Set up test equipment and faulty MUX unit for troubleshooting as follows:

- (1) Set power switch on MXTF PWR CONT unit to OFF.
- (2) Remove MUX unit from MXTF and, using extender board, install UUR.

(3) Connect test equipment as shown in figure 3-5.

(4) Note whether A strap or B strap is installed in the VF module. This determines the VF input level, -16 dBm (A strap) or 0 dBm (B strap), for the module. The VF module should be installed in channel 1 position and the 0-20 kb/s data module in channel 2 position of the MXTF.

(5) Set test equipment switches as follows:

.,		
Unit	Switch	Setting
AN/USM-281C	VOLTS/DIV (left)	2V
	VOLTS/DIV (right)	2V
	VERT MODE	LEFT
	TIME/DIV	2)s
	TRIG SOURCE	LEFT
	AC/GND/DC	EC
	POWER	Pull
MXTF (PWR CONT)	Power	On
	NOTE	
	-	

Allow equipment to warm up for 5 minutes before proceeding with test.

c. Fault Location. Troubleshoot in accordance with the following procedure to locate malfunctioning areas of the MUX unit.



EL2X8034

NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, ASIDE OPPOSITE.

Figure 3-3. PCM unit parts location diagram (sheet 1 of 14) PCM02 and PCM04.



NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A SIDE AND 158-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE.

Figure 3-3. PCM unit parts location diagram (sheet 2 of 14) PCM02 and PCM04.



EL2XB036

NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE.

Figure 3-3. PCM unit parts location diagram (sheet 3 of 14) PCM02 and PCM04.



NOTE:



Figure 3-3. PCM unit parts location diagram (sheet 4 of 14) PCM02 and PCM04.



NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE.

Figure 3-3. PCM unit parts location diagram (sheet 5 of 14) PCM02 and PCM04.







Figure 3-3. PCM unit parts location diagram (sheet 7 of 14) PCM02 and PCM04.



NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING , A-SIDE OPPOSITE.

EL2X8041





Figure 3-3. PCM unit parts location diagram (sheet 9 of 14) PCM06.



Figure 3-3. PCM unit parts location diagram (sheet 10 of 14) PCM06.



Figure 3-3. PCM unit parts location diagram (sheet 11 of 14) PCM06.



Figure 3--3. PCM unit parts location diagram (sheet 12 of 14) PCM06.



Figure 3-3. PCM unit parts location diagram (sheet 13 of 14) PCM06.







WAVEFORM A











WAVEFORM F



Figure 3-4. PCM unit troubleshooting waveforms (sheet 1 of 5).



EL2X8049

Figure 3-4. PCM unit troubleshooting waveforms (sheet 2 of 3).



Figure 3-4. PCM unit troubleshooting waveforms (sheet 3 of 3).



Figure 3-5. MUX unit troubleshooting setup diagram.

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-7
1			Check MBC clock functions (IC4 and IC5).	
•			If result of any check is incorrect, iso-	
			late and replace faulty component.	
			a. Check signal at IC5-4.	a. Waveform A.
			b. Check signal at IC5-6.	b. Waveform A.
			c. Check signal at IC4-12.	e. Waveform A.
2			Check bit counter functions (IC27). If re-	
			sult of any check is incorrect, isolate	
	AN/USM-2S1C		and replace faulty component.	
	TIME/DIV:	5 μs	a. Check signal at IC27-14.	a. Waveform B.
	TIME/DIV:	1 μs	b. Check signal at IC27-13.	b. Waveform C.
	TIME/DIV:	2 μs	c. Check Qc output signal at IC27-12.	c. Waveform D.
3			Check channel counter functions (IC10,	
			IC17, and IC27). If result of any check	
			is incorrect, isolate and replace faulty	
			component.	
			a. Check channel counter EC2 output	a. Waveform E.
			signal at IC10-6.	
	AN/USM-281C			
	TIME/DIV:	10 µs	b. Check channel counter EC21 output	b. Waveform F.
			signal at IC10-4.	
Step Control Setting Trouble section 1 Check MBC clock functions (fresult of any check is inclate and replace faulty com a. Check signal at ICS-6. c. Check signal at ICS-6. c. Check signal at ICC-12. Check bit counter functions (sult of any check is incorre and replace faulty component TIME/DIV: 2 Check signal at ICC-12. Check signal at IC27-1 TIME/DIV: 2 µs 3 Check signal at IC27-1 TIME/DIV: 2 µs 3 Check channel counter funct IC17, and IC27). If result of is incorred, isolate and rep component. 3 Check channel counter funct IC17, and IC27). If result of is incorred, isolate and rep component. 4 AN/USM-281C TIME/DIV: 10 µs 7 TIME/DIV: 20 µs 4 AN/USM-281C TIME/DIV: 10 µs 7 TIME/DIV: 10 µs 7 TIME/DIV: 10 µs 7 TRIG SOURCE: RIGHT 7 TIME/DIV: 10 µs 7 TRIG SOURCE: RIGHT 7 AN/USM-281C Check CHANNEL COUNTEF circuit (IC6, IC7, IC8, IC9, IC9, IF result of any chec rest, isolate and replace fa nent. 8 Check XMT CH CTR 1 9 Check XMT	c. Check channel counter EC2' output	c. Waveform G.		
			signal at IC10-2.	
	TIME/DIV:	50 µs	d. Check channel counter EC2' output	d. Waveform H.
			signal at IC10-8.	
			e. Check channel counter EC2' output	e. Waveform I.
4				
4		10 -		
		10 μs	circuit (IC6, IC7, IC8, IC9, IC18 and $IC10$). If result of environments is incorr	
	TRIG SOURCE:	RIGHT	roct isolate and replace faulty compo	
			nent	
			NOTE	
			The negative-going pulse in the	
			waveform should move about 8	
			msec to the right as the channel	
			numbers increase.	
			a. Connect right probe of AN/USM-	a. None.
			281C to IC6-2.	
			b. Check XMT CH CTR 1 at signal	b. Waveform J.
			IC6-2.	
			c. Check XMT CH CTR 2 signal at	c. Similar to waveform J.
			IC6-5.	
			d. Check XMT CH CTR 3 signal at	d. Similar to waveform J.
			IC6-7.	
			e. Check XMT CH CTR 4 signal at	e. Similar to waveform J.
			106-10.	
			T. Check XMT CH CTR 5 signal at	t. Similar to waveform J.
			IU0-12. a Check VMT CH CTP 6 signal at	a Similar to waveform
				g. Similar to waveform J.
			h Connect right probe of AN/USM	h Similar to waveform
			281C to ICT 2 Chock XMT CH CTP 7	
			signal at IC7-2. CHECK AWIT CHICK /	
			<i>i</i> . Check XMT CH CTR 8 signal at	i. Similar to waveform 1
			IC7-5.	
			<i>i</i> . Check XMT CH CTR 9 signal at	<i>i</i> . Similar to waveform J.
			IC7-7.	,
3-38				

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-7
0.00		e e tim ig		k Similar to waveform I
				x. Similar to waveloint 5.
			<i>I.</i> Check XMT CH CTR 11 signal at	1. Similar to waveform J.
			m. Check XMT CH CTR 12 signal at IC7-15.	m. Similar to waveform J.
			n. Check XMT CH CTR 13 signal at IC8-2.	n. Similar to waveform J.
			o. Check XMT CH CTR 14 signal at IC8-5.	o. Similar to waveform J.
			p. Check XMT CH CTR 15 signal at IC8-7.	p. Similar to waveform J.
			q. Check XMT CH CTR 16 signal at IC8-10.	q. Similar to waveform J.
			r. Check XMT CH CTR 17 signal at IC8-12.	r. Similar to waveform J.
			s. Move right probe to IC8-15. Check XMT CH CTR 18 signal at IC8-15.	s. Similar to waveform J.
			t. Check XMT CH CTR 19 signal at IC9-2.	t. Similar to waveform J.
			u. Check XMT CH CTR 20 signal at IC9-5.	<i>u</i> . Similar to waveform J.
			v. Check XMT CH CTR 21 signal at IC9-7.	v. Similar to waveform J.
			w. Check XMT CH CTR 22 signal at IC9-10.	w. Similar to waveform J.
			x. Check XMT CH CTR 23 signal at IC9-12.	x. Similar to waveform J.
_			JC Neck XMTCHCTR 24 signal at IC9-15.	y. Similar to waveform J.
5	AN/USM-281C TRIG SOURCE:	LEFT	IC3-12. If result of check is incorrect,	Waveform K.
6	TIME/DIV:	5 μs	isolate and replace faulty component. Check end of frame function (IC15). If result of any check is incorrect, replace faulty component.	
	AN/USM-281C TIME/DIV:	50 µs	 a. Check signal at IC15-6. b. Restrap DRIVER and RCVR units for 3-channel mode (table 3-4). Check signal at IC15-6. 	a. Waveform L. b. Waveform AH.
	TIME/DIV:	50 µs	 c. Restrap DRIVER and RCVR units for 6-channel mode (table 3-4). Check signal at IC15-6. 	c. Waveform AI.
7	TIME/DIV:	20 µs	 d. Restrap DRIVER and RCVR units for 12-channel mode (table 3-4). Check signal at IC15-6. Check BIT COUNTER DECODE circuit (IC16, IC26, IC28, IC46, IC55, IC56, and IC67). If result of any check is incorrect, isolate and replace faulty component 	d. Waveform N.
			a. Restrap DRIVER and RCVR units for 24-channel mode (table 3-4).	a. None.
	AN/USM-281C			
	TIME/DIV:	5 μs	b. Check SD1+SD2 at IC57-4.	b. Waveform L.
	TIME/DIV:	1 μs	c. Check SD6+SD7 at IC57-7.	c. Waveform M.
	TIME/DIV:	20 µs	d. Check CH2 signal at IC56-14.	d. Waveform N.
	HME/DIV:	1 μs	e. Check XMTADV CH CTR signal at IC3-10.	e. Waveform M.

• /		0	-	Normal indication
Step	Control	Setting	I rouble sectionalization chart	or fig 3-7
			f. Check SD7+SD8 at IC58-8.	f. Waveform M.
			g. Check SD7+SD8 at IC14-10.	g. Waveform M.
8			Check CHANNEL COUNTER CONTROL	
			& RESET CIFCUIT (IC12, IC15, IC16, and IC25). If result of either check is incor-	
			rect isolate and replace faulty compo-	
			nent.	
	AN/ USM-281C			
	TIME/DIV:	20 µs	a. Check XMT RESET TO CH 1 signal	a. Waveform O.
			at IC3-2.	
0			b. Check CCLK at IC16-15.	b. Waveform O.
9			Check ZERO SUPPRESS CIrcuit (IC4,	
			IC36, IC45, IC46 and IC55). If result of	
			any check is incorrect, isolate and re-	
			place faulty component.	
			NOTE	
			IC11 is used in configuration	
		I T)	MUX04 only.	
			a Remove PCM unit from MXTF	a None
	1 OWCI	OIT	b. Connect jumper wire (not supplied)	b. None.
			between P3-3A and P3-12A on UUR.	211101101
			c. Strap DRIVER unit for 24-channel,	c. None.
			zero suppress operation and RCVR	
			for 24-channel operation.	
			0. Remove type A test cable from XMT	a. None.
			module.	
			NOTE	
	MXTF (PWR CON	IT)	Ignore any fault lamps which are	
	Power	ON	illuminated for the remainder of	
			step 9.	
		RIGHT		
	TIME/DIV/	50 us	e. Connect right probe of AN/LISM-	e Waveform P
		00 μ3	281C to FR12 test point on UUR and	
			check signal at IC35-6.	
			f. Check signal at IC45-8.	f. Waveform P.
			g. Check zero suppressor output signal	g. Waveform P.
		I T)	at 1C35-9.	
	Power		h Remove jumper installed in b above	h None
			<i>i</i> . Connect type A test cable (previously	<i>i.</i> None.
			disconnected in d above) to XMT	
			DATA IN jack on 0-20 kb/s data	
			module.	
			J. Reinstall the PCM unit removed in	j. None.
10			Verify 1 KHZ DIGITAL TONE GEN-	
10			ERATOR circuit (IC13, IC22, IC23 and	
	MXTF (PWR CON	IT)	IC34). If result of any check is incorrect,	
	Power	ON	isolate and replace faulty component.	
	AN/USM-281C			···· -
	TIME/DIV:	50 μs	a. Check 1 kHz shift register load pulse	a. Waveform R.
		LEF I 5 ms	at 1034-5.	b Wayeform O
		.5 115	IC22-5.	

0.1	Operatural	0	Trankla and involve the short	Normal indication
Step	Control	Setting	I rouble sectionalization chart	or fig 3-7
11	TIME/DIV:	2 μs	c. Check 1 KHZ DIGITAL TONE GENERATOR output at IC23-7. Verify VOICE/ZERO SUPPRESS/1 KHZ TONE MUX circuit (IC24, IC31, IC46). If result of any check is incorrect, iso- late and replace faulty component.	c. Waveform S.
	AN/USM-281C		<i>a.</i> Connect <u>right pr</u> obe of AN/USM- 281C to FR12.	a. None.
	TRIG SOURCE: TIME/DIV:	RIGHT 5 μs	 b. Check VOICE/DATA/1 KHZ MUX output signal at IC24-8. 	b. Waveform T.
	1KHZ TONE:	ON for step	c. Check VOICE/DATA/1 KHZ MUX output signal at IC24-8.	c. Waveform U.
12	Check 24 channel	FRAME	PATTERN GENERATOR function (IC28, IC38, IC39, IC40, IC48, IC58). If result of any check is incorrect, isolate and replace faulty component.	
	TIME/DIV:	.2 ms	 a. Check counter output signal at IC39-11. 	a. Waveform V.
	TIME/DIV:	.5 ms	 b. Check 24 channel frame pattern out- put signal at IC40-6. 	b. Waveform W.
			c. Check XMT FRAME 6+12 signal at P3-15B.	c. Waveform X.
			 check FR-12 test point on front panel of UUR. 	d. Waveform Y.
13			 e. Check signal at FR BIT PATT test point on UUR. Check 3-6-12 channel FRAME PATTERN GENERATOR function (IC22, IC25, IC28, IC37, IC38, IC47, IC48, IC58, IC40). If result of any check is incorrect, isolate and replace faulty component. a. Strap DRIVER and RCVR units for 	e. Waveform Z.
	AN/ USM-281 C		3-channel operation (table 3-4).	
	TIME/DIV:	.5 ms	b. Check frame pattern signal at IC37-3.	<i>b</i> . Waveform AA.
	TRIG SOURCE:	LEFT	<i>c.</i> Check reset signal at IC47-1. <i>d.</i> Check polarity signal at IC22-9.	<i>c.</i> Waveform AB. <i>d.</i> Waveform AC.
	TRIG SOURCE:	RIGHT	e. Check clear pulse signal at IC28-2.	e. Waveform AD.
	TIME/DIV:	.2 ms	f. Check frame bit enable signal at IC37-6.	f. Waveform AE.
14			Check DATA/VOICE/FRAME MUX cir- cuit (IC32). If result of either check is incorrect, isolate and replace faulty com- ponent.	
	AN/USM-221C	5 mc	a Check framing hit pattern signal at	
		.ə ms	A. Check maning bit pattern signal at FR BIT PATT test point on UUR.	a. waveluin AF.
15	ΠΝΕ/ΔΙΥ:	ου με	D. CHECK ANTEMIES DATA SIGNAL AT XMT MBS DATA test point on UUR. Check ACTIVITY MONITOR circuit (IC41, IC51, IC53, IC54). If result of check is incorrect, isolate and replace faulty component.	<i>p.</i> vvavetorm AG.

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-7
			Press FAULT TEST button on UUR and observe lamp conditions.	MXTF (PWR SPLY) FAULT lamp illuminates. UUR FAULT lamp illuminates. ALL FAULT TEST lamp illuminates.



NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING , A-SIDE OPPOSITE.

EL2X8062

Figure 3-6. MUX unit parts location diagram (sheet 1 of 5) MUX02.



Figure 3-6. MUX unit parts location diagram (sheet 2 of 5) MUX02, MUX04 and MUX06.

3-44 Change 2



Figure 3-6. MUX unit parts location diagram (sheet 3 of 5) MUX02, MUX04 and MUX06.



Figure 3-6. MUX unit parts location diagram (sheet 4 or 5) MUX02, MUX04 and MUX06.

3-46 Change 2



- NOTES: 1. 22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING A-SIDE OPPOSITE. 2. USED IN CONFIGURATION 04 ONLY.

Figure 3-6. MUX unit parts location diagram (sheet 5 of 5) MUX04 aid MUX06.

EL2XB066

VOLTS/DIV 2V TIME/DIV 0.2 USEC







VOLTS/DIV 2V TIME/DIV 2 USEC











Figure 3-7. MUX unit troubleshooting waveforms (sheet 1 of 4).







WAVEFORM K



VOLTS/DIV 2V TIME/DIV 20 USEC



WAVEFORM N

VOLTS/DIV 2V TIME/DIV 20 USEC

						-
-						
-	 				 	
		-	•••••	-		
-						

WAVEFORM O



Figure 3-7. MUX unit troubleshooting waveforms (sheet 2 of 4).

VOLTS/DIV 20 TIME/DIV 2 USEC





VOLTS/DIV 2V TIME/DIV 0.2 MSEC



VOLTS/DIV 2V TIME/DIV 0.5 MSEC



WAVEFORM X



Figure 3-7. MUX unit troubleshooting waveforms (sheet 3 of 4).

VOLTS/DIV 2V TIME/DIV 0.5 MSEC











•







4



EL2X8060

.

Figure 3-7. MUX unit troubleshooting waveforms (sheet 4 of 4).



EL2X8061

Figure 3-8. DRIVER unit troubleshooting setup diagram.
3-10. Troubleshooting DRIVER Unit

faulty DRIVER unit as follows:

operation (table 3-4).

DRIVER unit.

(4) Connect test equipment as shown in figure 3-8.

(5) Set test equipment switches as follows:

0	()		
ne following instructions and data are for use in	Unit	Control	Setting
oubleshooting faulty DRIVER units. Refer to figure FO-	AN/USM-281C	TIME/DIV	5 μs
and figure 3-9 for parts location.		VERT MODE	LĖFT
		TRIG SOURCE	LEFT
a. Tools and Test Equipment		MODE	AUTO
(1) TK-100/G.		COUPLING	DC
(2) AN/USM-281C.		SOURCE	INT
(3) DMM.		VOLTS/DIV (left	2V
(4) CP-772A/U.		and right)	
(5) WAVETEK 142.		AC/GND/DC	DC
(6) MXTF with the following accessories:	WAVETEK 142	FREQ Hz	1M
Extender board TRW 17332-010		FUNCTION	Π_
Type A test cables (3)		30 V P-P MAX	FULLY CCW
Type B test cable		DC OFFSET	OFF
Type C cables (2)		OUTPUT ATTEN	-10
Type N cables (2)		(dB)	
Spare VF module		Frequency	1.544 MHz
Spare 0-20 kb/s data module.		VERNIER	CAL
	DMM	FUNCTION	DCV
<i>b. Initial Equipment Setup.</i> Set up test equipment and		RANGE	10V
ulty DRIVER unit as follows:		POWER	ON
Set power switch on PWR CONT unit to OFF.	CP-772A/U	FUNCTION	FREQUENCY
(2) Strap UUR and RCVR unit for 24-channel NRZ		TIME BASE	is
peration (table 3-4).		SENSITIVITY	1
(3) Using extender board, insert UUR in place of		SAMPLE RATE	Rotate ¼
RIVER unit.			turn clockwise

NOTE

Allow equipment to warm up for 5 minutes before proceeding.

c. Fault Location. Troubleshoot in accordance with the following procedures.

Cton	Control	Cotting	Trouble asstignation short	Normal indication
Step	Control	Setting	Trouble sectionalization chart	of lig 3-10
			NOTE	
			All reference designations for con-	
			narenthesis	
1			Check 78-ohm BAL EXT TIMING	
			SOURCE RECEIVER and LEVEL	
			TRANSLATOR-IC12 (IC5), IC62	
			(IC15). If result of any check is in-	
			correct, isolate and replace faulty com-	
			ponent.	
	Wavetek 142			
	Frequency	1.544	a. Connect type N cable from 50n out-	a. 1.544 MHz 1 kHz.
		MHz	put of Wavetek 142 to AC input of	
			CP-772A/U. Adjust Wavetek 142 to	
		A = ====	1.544 MHz ±1 kHz.	h Nora
	AMPLITUDE:	As req.	b. Connect 50 q output on Wavetek 142 to P29-1A and P29-1B on extender	b. None.
			board using type N cable. Connect	
			left probe of AN/USM-281C to P29-	
			1A.	
			c. Adjust OUTPUT ATTEN (db) con-	<i>c</i> . 2Vp-p square wave.
			trol on wavetek 142 for 2V peak-to-	
			peak square wave indication on AIN/	
			031/1-2010.	

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-10
			<i>d.</i> Check signal at IC12-9 (IC5-9). <i>e.</i> Check signal at EXT CLK test point	d. Waveform A. e. Waveform B.
2			on UUR.	
2			sisting of IC51 (IC4) IC52 (IC14)	
			IC61 (IC21) Q11 (Q1) Q12 (Q2) and	
			Q13 (Q3). If result of check is incorrect.	
			isolate and replace faulty component.	
	AN/USM-281C		Connect left probe of AN/USM-281C to Waveform C.	
	TIME/DIV:	2 us	IC51-3 (IC4-3) and right probe to IC51-	
	VERT MODE:	ALT	1 (IC4-1) and verify PLL operation.	
3			Check LOOP FILTER circuit IC31 (IC3).	
			If result of either check is incorrect,	
			isolate and replace faulty component.	
			 a. Using DMM, measure voltage at IC21-1 (IC13-1). 	a1 to-2 Vdc.
			 b. Disconnect leads from Wavetek 142 	<i>b</i> 2.1 +0.25 Vdc.
			to P29-1A and P29-1B. Measure volt-	
			age at IC21-1 (IC13-1).	
4			Check 24.704 MHZ VCO circuit IC14 (IC	
			32). If result of check is incorrect, iso-	
	$\Delta N/USM_{281C}$		late and replace faulty component.	
	VERT/MODE:	LEFT	a. Reconnect Wavetek 142 to P29-1A	a. None.
			and P29-1B.	
	TIME/DIV:	05 us	b. Check waveform at IC22-5 (IC12-5).	b. Waveform D.
			c. Disconnect Wavetek 142 from P29-	c. None.
			1A and P29-1B.	
5			Check CLOCK SOURCE SELECT and	
			EXTERNAL CLOCK ACTIVITY	
			MONITOR circuits consisting of ICS	
			(IC44), IC22 (IC12), IC24 (IC23), IC32	
			(IC22) and IC53 (IC33). If result of	
			any check is incorrect, isolate and re-	
			place faulty component.	
			a. Check signal at $1036-14$ ($1036-14$)	a. Waveform E.
			c. Check signal at IC25-8 (IC31-8)	a Waveform F
	AN/USM-281C			
	TIME/DIV:	1 us	d. Check signal at IC26-12 (IC41-12).	d. Waveform G.
			e. Check signal at IC26-11 (IC41-11).	e. Waveform H.
	TIME/DIV:	1 μs	f. Check signal at IC34-12 (IC53-12).	f. Waveform I.
			g. Check signal at IC44-8 (IC54-8).	g. Waveform J.
			h. Check signal at IC65-12 (IC36-12).	h. Waveform K.
	TIME/DIV:	1μs	i. Check signal at IC44-6 (IC54-6).	<i>i.</i> Waveform L.
	TIME/DIV:	2 μs	j. Check signal at IC55-10 (IC6-10).	j. Waveform M.
			k. Check signal at IC45-6 (IC46-6).	k. Waveform N.
			I. Check signal at IC14-11 (IC43-11).	<i>I.</i> Waveform O.
			<i>m</i> . Check signal at IC14-12 (IC43-12).	<i>m</i> . Waveform P.
		F -	n. Check signal at IC14-13 (IC43-13).	n. Waveform Q.
~	HME/DIV:	5 µS	0. Check signal at IC33-11 (IC52-11).	o. waveform R.
ю			Uneck ULUUK MUX CIrcuit IU34 (IU53).	
			and replace faulty component	
			απα τερίασε τα αίτις σύπιρυπείπι. ΝΟΤΕ	
			Ignore any FAULT lamps which	
			may light.	

Step	Control	Setting	Trouble sectionalization chart	Normal indication
0.00	Control	County		
			 a. Strap UUR for 3-channel operation (table 3-4). 	a. None.
	AN/USM-281C	_	· · · · · · · · · · · · · · · · · · ·	
	TIME/DIV:	2 ms	b. Check signal at MBS CLOCK test point on UUR.	b. Waveform S.
			c. Strap UUR for 6-channel operation (table 3-4).	c. None.
			 Check signal at MBS CLOCK test point. 	d. Waveform T.
			e. Strap UUR for 12-channel operation (table 3-4).	e. None.
	AN/USM-281C			
	TIME/DIV:	1 <i>m</i> s	f. Check signal at MBS CLOCK test point.	f. Waveform U.
			 g. Strap UUR for 24-channel operation (table 3-4). 	g. None.
	TIME/DIV	.5 m s	 h. Check signal at MBS CLOCK test point. 	h. Waveform V.
7			Check 16 KHZ PHASE LOCK LOOP cir- cuit IC42 (IC51), IC24 (IC23) and IC25 (IC31). If result of any check is incor- rect, isolate and replace faulty compo- nent	
	AN/USM-281C			
	TIME/DIV:	20 <i>m</i> s	 a. Check signal at test point E2. b. Check signal at IC25-5 (IC31-5). c. Check signal at 16 KPPS test point (TP5). 	a. Waveform W. b. Waveform X. c. Waveform Y.
8			Check 100-ohm BIPOLAR MBS DATA OUT DRIVER IC45 (IC46), IC55 (IC6), IC56 (IC16), IC65 (IC36), Q1 (Q4) and Q2 (Q5). If result of any check is incorrect, isolate and replace faulty component.	
			 a. Strap UUR and RCVR units for 24- channel bipolar operation (table 3-4). 	a. None.
	AN/USM-281C TIME/DIV	2 116	b Check signal at IC65-6 (IC36-6)	b Waveform Z
	TIME/DIV:	.5 μs	c. Check signal at IC55-4 (IC6-4).	<i>c</i> . Waveform AA.
			d. Check signal at IC55-1 (IC6-1).	d. Waveform AA.
	VOLTS/DIV:	5V	 e. Check signal at collector of Q1 (Q4). f. Check signal at collector of Q2 (QS). 	e. Waveform AB. f. Waveform AB.
9			 Check 78-ohm BAL NRZ MBS CLK OUT DRIVER and 78-ohm BAL MASTER CLK OUT DRIVER circuits-Q14 thru Q29. If result of any check is incorrect, isolate and replace faulty component. a. Strap UUR and RCVR units for 24- channel NRZ operation (table 3-4). 	a. None.
	<i>AN/USM-281C</i> VOLTS/DIV:	2V	b. Check signal at collector of Q14	b. Waveform AC.
			c. Check signal at collector of Q16	c. Waveform AD.
			d. Check signal at collector of Q20 (Q25) and Q21 (Q29).	d. Waveform AE.

				No	rmal indication
Step	Control	Setting	Trouble sectionalization chart		or fig 3-10
			e. Check signal at collector of Q22	e.	Waveform AC.
			f. Check signal at collector of Q24	f.	Waveform AD.
			g. Check signal at collector of Q28 (Q17) and Q29 (Q21).	g.	Waveform AE.
			In the MASTER CLOCK OUT IS not loaded with 78-ohm, its wave-		
			form will have a larger peak-to-		
			waveform AF		
			h Check signal at P5-19B and P5-20B	h	Waveform AF
			<i>i</i> . Check signal at P5-19A and P5-20A.	i.	Waveform AF.
10			Check 78-ohm BAL MBS DATA OUT		
-			DRIVER circuit-Q3 (Q6) thru Q10		
			(Q13). If result of any check is incor-		
			rect, isolate and replace faulty compo- nent.		
			a. Remove type A test cables between XMT DATA IN jack on 0-20 kb/s	а.	None.
			data module and BITE XMT DATA		
			OUT jack and between XMT jack on		
			VF module and BITE VF OSC jack.		
	AN/USM-281C				
	TIME/DIV:	1 <i>m</i> s	b. Check signal at collector of Q3 (Q6).	b.	Waveform AG.
			c. Check signal at collector of Q4 (Q10).	С.	Waveform AH.
			d. Check signal at collector of Q5 (Q7).	d.	Waveform AI.
			e. Check signal at collector of Q6 (Q11).	e. f	Waveform AJ.
			a Check signal at collector of Q10	і. а	Waveform Al
			(Q13).	y.	
			point on UUR.	n.	
			<i>i.</i> Check signal at -MBS DATA test point on UUR.	i.	Waveform AN.
11			Check LOSS OF OUTPUT DETECTOR circuit IC53 (IC33), IC63 (IC66) and		
			IC64 (IC67). If result of any check is		
			incorrect, isolate and replace faulty		
			component.		
	MXTF (RCVR)			~	
	LOOP-NORMAL:	LOOP	UUR.	а.	illuminates. Ignore other
			<i>b</i> . Using DMM, measure voltage at pin	b.	+0.1 to -1.5 Vdc
	LOOP-NORMAL:	NORMAL	c. Observe OUTPUT LOSS lamp.	C.	OUTPUT LOSS lamp
			d. Using DMM, measure voltage at P5-	d.	out. -3.5 to -5 Vdc.
10			13B. Chaole FALLET MONITOR aircuit IC42		
12			(IC25) IC53 (IC33) and IC54 (IC24)		
			If result of either check is incorrect iso-		
			late and replace faulty component.		
	AN/USM-281C		. , , ,		
	TIME/DIV:	20 <i>m</i> s	a. Check signal at IC43-9.	а.	Waveform AO.
	TIME/DIV:	.2 ms	b. Check signal at IC43-5.	b.	Waveform AP.



Figure 3-9. DRIVER unit parts location diagram (sheet 1 of 14) DVR02.



Figure 3-9. DRIVER unit parts location diagram (sheet 2 of 14) DVR02.



Figure 3-9. DRIVER unit parts location diagram (sheet 3 of 14) DVR02.



Figure 3-9. DRIVER unit parts location diagram (sheet 4 of 14) DVR02.



Figure 3-9. DRIVER unit parts location diagram (sheet 5 of 14) DVR02.



Figure 3-9. DRIVER unit parts location diagram (sheet 6 of 14) DVR02.



Figure 3-9. DRIVER unit parts location diagram (sheet 7 of 14) DVR02.



NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 158-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE.

EL2X8069





Figure 3-9. DRIVER unit parts location diagram (sheet 9 of 14) DVR04.



Figure 3-9. DRIVER unit parts location diagram (sheet 10 of 14) DVR04.



Figure 3-9. DRIVER unit parts location diagram (sheet 11 of 14) DVR04.



Figure 3-9. DRIVER unit parts location diagram (sheet 12 of 14) DVR04.



22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE.

EL2X8074

Figure 3-9. DRIVER unit parts location diagram (sheet 13 of 14) DVR04.



NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE.

EL2XB075

Figure 3-9. DRIVER unit parts location diagram (sheet 14 of 14) DVR04.



²²A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE

Figure 3-9A. DRIVER unit (with bipolar loopback) parts location diagram (sheet 1 of 7)



Figure 3-9A. DRIVER unit (with bipolar loopback) parts location diagram (sheet 2 of 7)



Figure 3-9A. DRIVER unit (with bipolar loopback) parts location diagram (sheet 3 of 7)



Figure 3-9A. DRIVER unit (with bipolar loopback) parts location diagram (sheet 4 of 7).



Figure 3-9A. DRIVER unit (with bipolar loopback) parts location diagram (sheet 5 of 7).

Change 3 3-70.5



Figure 3-9A. DRIVER unit (with bipolar loopback) parts location diagram (sheet 6 of 7)



Figure 3-9A. DRIVER unit (with bipolar loopback) parts location diagram (sheet 7 of 7)

Change 3 3-70.7/(3-70.8 blank)



Figure 3-10. DRIVER unit troubleshooting waveforms (sheet 1 of 5).





ł

L

WAVEFORM O

E

WAVEFORM N

Figure 3-10. DRIVER unit troubleshooting waveforms (sheet 2 of 5).

WAVEFORM M

VOLTS/DIV 2 V TIME/DIV 2 USEC





WAVEFORM S

.











WAVEFORM X



Figure 3-10. DRIVER unit troubleshooting waveforms (sheet 3 of 5).

VOLTS/DIV 5 V TIME/DIV 0.5 USEC







WAVEFORM AB

WAVEFORM AC





VOLTS/DIV 2 V TIME/DIV 1 USEC



WAVEFORM AG

1



Figure 3-10. DRIVER unit troubleshooting waveforms (sheet 4 of 5).



Figure 3-10. DRIVER unit troubleshooting waveforms (sheet 5 of 5).



Figure 3-11. RCVR unit troubleshooting setup diagram.

3-11. Troubleshooting RCVR Unit

The following instructions and data are for use in troubleshooting faulty RCVR units. Refer to figure FO-5 and figure 3-12 for parts locations.

a. Tools and Test Equipment

- (1) -100/G.
- (2) AN/USM-281C.
- (3) DMM.
- (4) CP-772A/U.
- (5) MXTF with the following accessories: Extender board TRW 17332-010 Type C test cables (2) Type A test cables (2) Spare VF module
- (6) 75-ohm 1/2 watt carbon resistor

b. Initial Setup. Set up the test equipment and any RCVR Input for troubleshooting as follows:

(1) Set power switch on PWR CONT unit in MXTF to OFF.

(2) Insert spare VF module into channel 1 position of MXTF.

(3) Strap UUR and MXTF DRIVER for 24-channel operation (table 3-4).

(4) Remove RCVR unit from MXTF. Using extender board, install UUR in MXTF.

- (5) Connect test equipment as shown in figure 3-11.
- (6) Set test equipment switches as follows:

Unit	Switch	Setting
AN/USM-281C	VOLTS/DIV	2
	(left)	
	TIME/DIV	1 μs
	AC/GND/DC	DC
	POWER	Pull
DDM	Power	ON
CP-772A/U	SAMPLE RATE	Rotate 1/2 turn
		clockwise
	FUNCTION	FREQUENCY
	TIME BASE	.1 s
MXTF (PWR CONT)	Power	ON

NOTE Allow equipment to warm up for 5 minutes before proceeding with test.

c. Fault Location. Troubleshoot in accordance with the following procedure. Reference designators within parenthesis apply to configurations RVR06 and RVR08. Reference designators not within parenthesis apply to configurations RVR02 and RVR04.

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-13
1			Check reference and regulator voltages. If result of any check is incorrect, isolate and replace faulty component.	
			a. Using DMM, measure voltage at VR1 pin 2 (upper pin).	<i>a.</i> +5V ±200 mV.
			b. Using DMM, measure voltage at junction of R7 and CR1 anode.	<i>b</i> . 1.35V ±200 mV.
			c. Using DMM, measure voltage at cathode of VR3.	<i>c</i> . +2.45V ±200 mV
			 d. Using DMM, measure voltage at anode of VR2. 	<i>d.</i> -2.45V ±200 mV.
2			Check 78-ohm CLOCK RECEIVER and 78-ohm DATA RECEIVER circuits (IC41). If result of either check is in- correct, isolate and replace faulty com- ponent.	
	MXTE (MUX)		a. Check signal at IC41-9.	a. Waveform A.
3	1 KHZ TONE:	ON for step	 b. Check signal at IC41-4. Check LEVEL TRANSLATOR circuit (IC51). If result of either check is in- correct, isolate and replace faulty com- ponent 	b. Waveform B.
			a. Check signal at IC51-8.	a. Waveform C.
	1 KHZ TONE:	ON for step	b. Check signal at IC51-6.	b. Waveform D.

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-13
4			Check LOOPBACK SELECT and LEVEL	
•			SHIFTER circuit (IC29, IC39, IC19,	
			and IC9). If result of any check is in-	
			correct, isolate and replace faulty com-	
			ponent.	
			a. Connect DMM to P31-10B.	<i>a.</i> -3.5 to -5V.
			b. Set LOOP-NORMAL switch on URR	b. 0 to -0.8V.
			to LOOP.	
			c. Set LOOP-NORMAL switch on UUR	
			to NORMAL. Connect jumper be-	Limps illuminate.
			tween P31-4B and ground. Observe	·
			the following lamp conditions.	
			Unit Lamp	
			DRIVER OUTPUT LOSS	
			PWR SPLY LOCAL LOOP	
			REMOTE LOOP	
			C.G.A.	
			d. Remove jumper between P31-4B and	d. None.
			ground.	
5			Check BIPOLAR RECEIVER circuit	
			(IC44 and IC54). If result of any check	
			is incorrect, isolate and replace faulty	
			component.	
			a. Strap UUR and DRIVER for bipolar	a. None.
	AN/USM-281C		operation (table 3-4).	
	TIME/DIV:	2 μs	b. Check signal at IC44-4.	b. Waveform E.
			c. Check signal at IC44-9.	c. Waveform E.
-	TIME/DIV:	1 μs	d. Check signal at IC54-6.	d. Waveform F.
6			Check BIPOLAR CLOCK RECOVERY	
			circuit (IC53, IC74, IC73, IC63, IC53,	
			IC65, IC75, IC54, IC64). If result of any	
			check is incorrect, isolate and replace	
	AN// USA 201 C		faulty component.	
		05	a Chack sized at ICE2. 4	a Mayafara C
		.05 μs	a. Check signal at 1053-4.	a. waveform G.
		.5 μs	D. Check signal at IC/4-15.	b. Waveform H.
		.1 μs	c. Check signal at 1074-3.	c. vvaveform I.
	TIME/DIV:	20 µs	d. Check signal at IC63-6.	d. Waveform J.
			e. Use CP-7/2A/U to measure fre-	e. 24.704 MHz -1000 Hz.
		0	quency at IC53-4.	
		.2 μs	7. Check signal at 1065-12.	T. Waveform K.
	TIME/DIV:	20 µs	g. Check signal at 1065-13.	g. waveform L.
		0	h Chaoli airpal at 1075 10	(Pulses may flicker.)
		.2 US	n. Check signal at IC75-13.	n. Waveform N.
		.2 us	i. Check signal at IC54 9	i. Waveform N
			J. Check signal at $1054-6$.	J. Waveform O
7			Charle RIDOLAR DATA RECOVERV	k. Wavelollil O.
'			(IC55 and IC72) If result of either	
			check is incorrect isolate and replace	
			faulty component	
			a Using DMM check voltage at IC55-	a 0 to -0.2 Vdc
			2.	
	AN/USM-281C		<u> </u>	
	TIME/DIV:	2 us	b. Check signal at IC72-5.	b. Waveform P.
	MXTF (MUX)			
	1 KHZ TONE:	ON for step		
8			Check NRZ/BIPOLAR MUX circuit	
-			(IC61). If result of any check is incor-	
			rect, replace IC61.	

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-13
	AN/USM-281C			
	TIME/DIV:	.2 μs	a. Check signal at IC61-4.	a. Waveform Q.
	TIME/DIV:	1 μs	b. Check signal at IC61-7.	b. Waveform R.
	MXTF (MUX)	ON for stan		
	I KHZ I UNE.	ON IOI Step	c Restran III IR and DRIVER units for	c None
			NRZ operation (table 3-4).	0. 1010.
	AN/USM-281C			
	TIME/DIV:	.2 μs	d. Check signal at IC61-4.	d. Waveform Q.
	TIME/DIV:	1 μs	e. Check signal at IC61-7.	e. Waveform R.
		ON for stop		
9	I KHZ TONE.	ON IOI Step	Check LOOP MUX circuit (IC71) If re-	
0			sult of any check is incorrect, replace IC71.	
	AN/USM-281C			
	TIME/DIV:	.2 μs	a. Check signal at IC71-4.	a. Waveform Q.
	MXTF (MUX) 1 KHZ TONE:	ON for step		
	TIME/DIV:	1 μs	b. Check signal at IC71-7.	b. Waveform R.
	LOOP-NORMAL:	LOOP		
	TIME/DIV:	.2 μs	c. Check signal at IC71-4.	c. Waveform Q.
		·	d. Observe the following lamp condi-	d. Lamp illuminate.
			tions.	
			PWR SPLY LOCALLOOP	
			REMOTE LOOP	
			C.G.A.	
	AN/USM-281C	4		
	MYTE (MIX)	1μs	e. Check signal at IC/1-7.	e. waveform R.
	1 KHZ TONE:	ON for step		
	-		f. Observe the following lamp condi-	f. Lamps illuminate.
			tions.	
			PWR SPLY LOCALLOOP	
			REMOTE LOOP	
			C.G.A.	
10			Check PHASE DETECTER circuit (IC45,	
	AN/USM-281C	NORMAL	check is incorrect isolate and replace	
	VERT MODE:	ALT	faulty component.	
	TRIG SOURCE:	LEFT		
	TIME/DIV:	1 μs	a. Connect left probe to IC57-1 and	a. Waveform S.
			right probe to IC57-3.	5 2 5 · 1)/
			cathode of VR5	$D. 3.5 \pm 1 V.$
	TIME/DIV:	.05 µs	<i>c</i> . Check signal at IC45-10.	c. Waveform T.
	VERT MODE:	LEFT	·	
			d. Using CP-772A/U, measure fre-	<i>d.</i> 24.704 MHz +500 Hz.
	AN/USM-281C		quency at 1040-3.	
		2 us	f. Check signal at IC57-2.	f. Waveform V
		5	g. Check signal at IC57-13.	g. Waveform W.

Sten	Control	Setting	Trouble sectionalization chart	Normal indication
<u>11</u>	Control	Octarig	Check 24 704 MHz VCO circuit (IC45) and	
			CLOCK SOURCE SELECT circuit	
			(IC40 and IC46). If result of any check	
	AN1/1191A 201 C		is incorrect, isolate and replace faulty	
	VOLTS/DIV	2	a Check signal at IC45-10	a Waveform X
	TIME/DIV:	.05 us		
		·	b. Check signal at IC46-6.	b. Waveform Y.
40			c. Check signal at IC46-3.	c. Waveform U.
12				
			IC47, IC48 and IC49). If result of any	
			check is incorrect, isolate and replace	
			faulty component.	- Mayafarm 7
	AIV/USIVI-281C	2.05	a. Check signal at IC38-4.	a. waveform 2.
	TIME/DIV:	2 μs	c Check sign 11 it IC39-1	c Waveform AB
	11112, 2111	2 μο	d. Check signal at IC28-8.	<i>d.</i> Waveform AC.
	TIME/DIV:	1 µs	e. Check signal at IC27-13.	e. Waveform AD.
			f. Check signal at IC27-12.	f. Waveform AE.
		05 us	g. Check signal at IC27-11.	g. Waveform AF.
	TIME/DIV:	.05 μ3 1 μs	<i>i</i> . Check signal at IC28-5.	<i>i.</i> Waveform AH.
	TIME/DIV:	.5 μs	j. Check signal at IC26-12.	j. Waveform AI.
	TIME/DIV:	1 μs	k. Check signal at IC26-11.	<i>k.</i> Waveform AJ.
	TIME/DIV:	.2 μs	<i>I.</i> Check signal at IC18-11.	I. Waveform AK.
13			Check CLK SOURCE SELECT circuit. If	
			and replace faulty component.	
			NOTE	
			Ignore any fault lamps which may	
			light during this test.	
			and -8 to open position.	a. None.
			b. Using DMM, measure voltage to P7-	<i>b</i> . 0 to -0.8V.
			20A.	
			c. Set S3-8 to closed position.	c5 Vdc \pm 500 mV.
			22B.	<i>a.</i> 010-0.8 vac.
			e. Set S3-1 to closed position.	<i>e.</i> -5V ±500 mV.
			f. Using DMM, measure voltage to P7-	f. 0 to -0.8V.
			21B.	a = 5 (+ 500 m) (
			b. Using DMM_measure voltage to P7-	$g_{.} = -50 \pm 500 \text{ mV}.$
			19A.	
			<i>i</i> . Set S3-3 to closed position.	<i>i.</i> -5V ±500 mV.
			<i>j.</i> Using DMM, measure voltage to P7-	<i>j.</i> 0 to -0.8V.
			k. Set S3-4 to closed position.	<i>k</i> ₂ -5 -+500 mV.
			I. Using DMM, measure voltage to P7-	<i>I.</i> 0 to -0.8V.
			14A.	
			<i>m</i> . Set S3-5 to closed position.	$m5V \pm 500 \text{ mV}.$
			MBS CLK OUT test point on UUR.	Lamp out.
			Observe condition of FRAME LOSS	
			lamp on DEMUX unit.	
			o. Strap UUR and DRIVER units for	o. None.
			o-channel operation (table 3-4).	ρ 192 kHz +100 Hz
			quency at MBS CLK OUT test point.	Lamp out.
			Observe condition of FRAME LOSS	
0.00			lamp on UUR.	
3-80				

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-13
			q. Strap UUR and DRIVER units for	<i>q.</i> None.
			6-channel operation (table 3-4).	
			r. Using CP-772A/U, measure fre-	<i>r.</i> 384 kHz ±100Hz.
			quency at MBS CLK OUT test point.	Lamp out.
			Observe condition of FRAME LOSS	
			lamp on DEMUX unit.	
			s. Strap UUR and DRIVER units for	s. None.
			12-channel operation (table 3-4).	
			t. Using CP-772A/U, measure fre-	t. 768 kHz ± 100 Hz.
			quency at MBS CLK OUT test point.	Lamp out.
			Ubserve condition of FRAME LUSS	
			lamp on DEMOX unit.	
			u. Using CP-772A/U, measure ne-	$u. 4.096 \text{ MHZ} \pm 100 \text{ HZ}.$
			quency at P31-3A.	v Nono
			v. Set 35-1, -2, -3, -4 and -5 to open	v. none.
			w Using DMM measure voltage at P7-	W = P7-174 - 4 to -5 V
			174 P7-184 and P7-164	P7-18A -4 to -5V
				P7-16A -4 to -5V
			x Set S3-2 to closed condition and us-	x P7-17A -4 to -5V
			ing DMM, check P7-17A, P7-18A and	P7-18A 0 to -1V.
			P7-16A.	P7-16A -4 to -5V.
			v. Set S3-2 to open position.	v. None.
			z. Set S3-4 to closed position.	z. None.
			aa. Using DMM, measure voltage at P7-	aa. P7-17A -4 to -5V.
			17A, P7-18A and P7-16A.	P7-18A -4 to -5V.
			P7-16A 0 to -1V.	
			ab. Set S3-4 to open position.	<i>a</i> b. None.
			ac. Set S3-5 to closed position and using	ac. P7-17A 0 to -1V.
			DMM, check P7-17A, P7-18A	and P7-18A -4 to -5V.
			P7-16A.	P7-16A 0 to -1V.
			ad. Strap DRIVER unit for 24-channel	ad. None.
4.4			operation (table 3-4).	
14			check CLOCK MOX circuit (ICT6). If re-	
	AN/USM-281C		and replace faulty component	
		2.00	and replace ladity component.	a Wayoform AK
		.2 μ5	h. Check signal at MBS CLK OUT test	b Waveform AN
			point	D. Waveloini AN.
15			Check FIFO INPLIT CONTROL circuit	
10			(IC39, IC59 and IC68). If result of	
			either check is incorrect, isolate and	
	AN/USM-281C		replace faulty component.	
	TIME/DIV:	.2 μs	a. Check signal at IC39-3.	a. Waveform AL.
	TIME/DIV:	2 μs	b. Check signal at IC68-8.	b. Waveform AM.
16		•	Check FIFO OUTPUT CONTROL circuit	
			(IC59 and IC68). If either check is in-	
			correct, isolate and replace faulty com-	
	AN/USM-281C		ponent.	
	TIME/DIV:	.2 μs	a. Check signal at IC59-6.	a. Waveform AN.
	TIME/DIV:	2 µs	b. Check signal at IC68-6.	b. Waveform AO.
17			Check FIFO circuit (IC69, IC70 and IC80).	
			If result of any check is incorrect, isolate	
			and replace faulty component.	
			a. Check signal at IC80-3.	a. Waveform AP.
			D. Check signal at IC80-4.	b. vvavetorm AP.
			c. Uneck signal at 1080-5.	c. vvavetorm AP.
			u. Uneck signal at IC80-6.	a. Waveform AP
			f. Check signal at IC80-11.	f Wayaform AD
			1. Check signal at 1000-11.	7. Waveform AP
			y. Ulleur signal at 1000-12.	y. wavelulli AF.
Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-13
------	---------------	---------	--	----------------------------------
		5.05	h. Check signal at IC80-13.	h. Waveform AP.
		5 μ5	f. Check signal at IC69-14.	<i>i</i> . Waveform AQ.
			k. Check signal at IC69-12.	k. Waveform AQ.
			I. Check signal at IC69-11.	L. Waveform AQ.
			<i>m.</i> Check signal at IC70-14.	m. Waveform AQ.
			n. Check signal at IC70-13.	n. Waveform AQ.
			o. Check signal at IC70-12.	o. Waveform AQ.
			p. Check signal at IC70-11.	p. Waveform AQ.
	TIME/DIV:	2 µs	q. Check signal at MBS DATA OUT test point on UUR.	q. Waveform AR.
18			Check operation of FRAME SEARCH IN-	
			HIBIT circuit (IC9, IC19 and IC29).	
			If either check is incorrect, isolate and	
			replace faulty component.	
			a. Using DMM, measure voltage IC29-2.	a4 to -5V.
			b. Connect jumper wire from P31-2B	<i>b.</i> 0 to -0.8V.
			to ground. Using DMM, measure	
40			voltage at IC29-2.	
19			Check 75-onm DRIVER circuit (Q1, 1035).	
			If result of any check is incorrect, isolate	
	AN// ICM 2010		and replace faulty component.	a Mayoform AS
		50 -	a. Connect a 75-onin watt carbon	a. waveloim AS.
	HIME/DIV:	50 µs	resistor between P31-1B and ground.	
			MBS DATA connector on roor of	
			MYTE Connect AN/USM 281C	
			probe to P31-1B	
			Check BAL REC RCV CLKC DRIVER cir-	
			cuit (Q2-Q9) If result of any check is	
			incorrect, isolate and replace faulty com-	
			ponent.	
	AN/USM-281 C		Pononii	
	TIME/DIV:	1 μs	b. Check waveform at collector of Q3.	b. Waveform AT.
		·	c. Check waveform at collector of QS.	c. Waveform AT.
			d. Check waveform at collector of Q2.	d. Waveform AU.
			e. Check waveform at collector of Q4.	e. Waveform AU.
			f. Check waveform at P7-15B.	f. Waveform AV.
			g. Check waveform at P7-15A.	g. Waveform AV.



EL2X8082

Figure 3-12. RCVR unit parts location diagram (sheet 1 of 10) RVR02 and RVR04.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2



EL2X8083

Figure 3-12. RCVR unit parts location diagram (sheet 2 of 10) RVR02 and RVR04.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2



EL2X8084

Figure 3-12. RCVR unit parts location diagram (sheet 3 of 10) RVR02 and RVR04.



Figure 3-12. RCVR unit parts location diagram (sheet 4 of 10) RVR02 and RVR04.



EL2XB086

Figure 3-12. RCVR unit parts location diagram (sheet 5 of 10) RVR02 and RVR04.



TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

Figure 3-12. RCVR unit parts location diagram (sheet 6 of 10) RVR02 and RVR04.



Figure 3-12. RCVR unit parts location diagram (sheet 7 of 10) RVR02 and RVR04.







TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

Figure 3-12. RCVR unit parts location diagram (sheet 9 of 10) RVR02 and RVR04.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2



Figure 3-12. RCVR unit parts location diagram (sheet 10 of 10) RVR02 and RVR04.

VOLTS/DIV 2V TIME/DIV 1 USEC







VOLTS/DIV 2V TIME/DIV 1 USEC

WAVEFORM D





WAVEFORM E





Figure 3-13. RCVR unit troubleshooting waveforms (sheet 1 of 6).



Figure 3-13. RCVR unit troubleshooting waveforms (sheet 2 of 6).

WAVEFORM R

EL2X8093

WAVEFORM Q

WAVEFORE P



Figure 3-13. RCVR unit troubleshooting waveforms (sheet 3 of 6).



Figure 3-13. RCVR unit troubleshooting waveforms (sheet 4 of 6).



WAVEFORM AQ

Figure 3-13. RCVR unit troubleshooting waveforms (sheet 5 of 6).

WAVEFORM AR

WAVEFORM AS

£L2X8098



Figure 3-13. RCVR unit troubleshooting waveforms (sheet 6 of 6).

3-12. Troubleshooting the DEMUX Unit

The following procedures and data are to be used for troubleshooting the DEMUX unit. Refer to figure FO-6 and figure 3-15 for parts location.

- a. Tools and Test Equipment
 - (1) K-100/G.
 - (2) N/USM-281C.
 - (3) MM.
 - (4) MXTF with the following accessories: Extender board TRW 17332-010. Type A test cable. Type B test cable.
 Type C test cables (2). Spare 0-20 kb/s data module.

b. Initial Setup. Set up test equipment and faulty DEMUX unit for troubleshooting as follows:

(1) Set switch on MXTF PWR CONT unit to OFF.

(2) Install spare 0-20 kb/s data module in channel 1 location of MXTF.

(3) Remove MXTF DEMUX unit and, using extender board, install UUR in MXTF.

(4) Connect test equipment as shown in figure 3-14.

(5) Set test equipment switches as follows:

Unit	Switch	Setting
AN/USM-281C	2 V	
	TIME/DIV	5 μs
	AC/GND/DC	DC
	TRIG SOURCE	LEFT
	POWER	Pull
MXTF (BITE)	DIGITAL FUNCTION	20 Kb/S
(PWR CONT)	Power	ON

NOTE

Allow equipment to warm up for five minutes before proceeding.

c. Fault Location. Troubleshoot in accordance with the following procedure to locate malfunctioning areas of the DEMUX unit.



Figure 3-14. DEMUX unit troubleshooting setup diagram.

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4
1				
I			oirouit (IC27, IC29, IC20, and IC40). If	
			result of any check is incorrect isolate	
			and replace foulty component	
			and replace faulty component.	a None
			units are stranged for 24-channel on-	a. None.
	ANI/LISM 291C		aration (table 3.4)	
		5.00	b Check clock signal at IC40-8	h Waveform A
		.υμο 2 μο	c. Check data signal at IC30-3	c Waveform B
		2 μ3	d. Check data signal at IC38-3	d Waveform B
			 Check data signal at IC37-3 	e Waveform B
2			Check MODE SELECT LOGIC circuit	e. Waveloini D.
4	Billin	Scale	(IC1_IC2_IC3 and IC11) using DMM	
		Ocale	If result of any check is incorrect iso-	
			late and replace faulty component	
			a Check signal level at IC2-11	a -4 to -5 VDC
			b. Check signal level at IC11-4.	$b_{\rm c}$ -4 to -5 VDC.
			c. Check signal level at IC11-6.	c. 0 to -1 VDC.
			d. Check signal level at IC1-6.	$d_{\rm c}$ 0 to -1 VDC.
			e. Check signal level at IC1-8.	e4 to -5 VDC.
			f. Check signal level at IC11-10.	f. 0 to -1 VDC.
			a. Check signal level at IC2-7.	a4 to -5 VDC.
			h. Strap DRIVER and RCVR units for	h. None.
			3-channel operation (table 3-4).	
			<i>i</i> . Check signal level at IC11-4.	<i>i</i> . 0 to -1 VDC.
			j. Check signal level at IC11-6.	j4 to -5 VDC.
			k. Check signal level at IC1-6.	<i>k.</i> 0 to -1 VDC.
			I. Check signal level at IC1-8.	<i>l.</i> 0 to -1 VDC.
			m. Check signal level at IC11-10.	<i>m</i> 4 to -5 VDC.
			n. Strap DRIVER and RCVR units for	n. None.
			6-channel operation (table 3-4).	
			o. Check signal level at IC2-12.	o4 to -5 VDC.
			p. Check signal level at IC11-4.	p. 0 to -1 VDC.
			q. Check signal level at IC11-6.	<i>q</i> 4 to -5 VDC.
			r. Check signal level at IC1-6.	<i>r.</i> -4 to -5 VDC.
			s. Check signal level at IC1-8.	s. 0 to -1 VDC.
			t. Check signal level at IC11-10.	<i>t.</i> 0 to -1 VDC.
			u. Strap DRIVER and RCVR units for	u. None.
			12-channel operation (table 3-4).	
			v. Check signal level at IC2-10.	v. 0 to -1 VDC.
			w. Check signal level at IC11-4.	<i>w</i> . 0 to -1 VDC.
			x. Check signal level at IC11-6.	x4 to -5 VDC.
			y. Check signal level at IC1-6.	y4 to -5 VDC.
			Z. Check signal level at IC1-8.	z_{-4} to -5 VDC.
•				aa. 0 to -1 VDC.
3				
			(IC21, IC31, IC41, IC42 and IC51). If	
			replace faulty component.	
	ANI/LISM 291C		a. Slidp DRIVER drukev K utilis ioi	a. None.
		20.00	b Chock signal at IC21 15	h Moveform C
		20 μS 5 ms	C Check signal at IC31-15	D. Waveform D
		.5 115	d Check signal at IC41-8	d Waveform F
			e. Check signal at $IC/1-10$	e Waveform F
	TIME/DIV/·	5 us	f Check signal at IC21-14	f Waveform G
	TIME/DIV:	0μ5 10μs	α Check signal at IC21-13	a Waveform H
		. 0 µ0	h Check signal at IC21-12	h Waveform I
			<i>i</i> Check signal at IC21-11	<i>i</i> Waveform I
	TIME/DIV:	.5 ms	<i>i</i> . Check signal at IC31-14.	<i>i</i> . Waveform K.
			k. Check signal at IC31-13	k. Waveform I
			I. Check signal at IC31-12.	I. Waveform M.
			<i>m</i> . Check signal at IC31-11.	<i>m</i> . Waveform N.
			J	

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4
			n. Remove type C cable from MBS DATA connector on rear of MXTF. Observe condition of FRAME LOSS lamp on UUR	n. Lamp illuminates.
			NOTE	
			remainder of sten	
	TIME/DIV:	2 ms	o. Check signal at IC42-11.	o. Waveform O.
			p. Reconnect type C cable to MBS RCV	p. None.
4				
4			LOGIC circuit (IC51_IC52 and IC63) If	
			result of check is incorrect, isolate and	
			replace faulty component.	
			a. Strap DRIVER and RCVR units for	a. None.
	AN/USM-281C	50 ··· •	24-channel operation (table 3-4.	
5		50 µs	D. Check Signal at IC63-1. Check CYCLE COUNTER circuit (IC3	D. Waveform P.
0			IC11, IC41, IC43, IC44, IC52 and IC53).	
			If result of any check is incorrect, isolate	
			and replace faulty component.	
			a. Remove type C cable from MBS RCV	a. Lamp illuminates.
			Observe condition of FRAME LOSS	
			lamp on UUR.	
			NOTE	
			Ignore Jamps which light during	
			remainder of step.	AN/USM-281C
	TIME/DIV:	.2 µa	b. Check signal at IC43-9.	b. Waveform Q.
	TIME/DIV:	.2 ms	c. Check signal at IC43-14.	c. Waveform R.
		1 mc	d. Check signal at IC43-13.	d. Waveform S.
		.11115	f. Check signal at IC41-12.	f. Waveform U.
	MXTF (RCVR)		g. Using DMM, check signal level at	g. 0 to -1.5 VDC.
	LOOP-NORMAL:	LOOP	IC43-14.	
			h. Using DMM, check signal at IC43-13.	h. 0 to -1.5 VDC.
			I. USING DMIM, CHECK SIGNALIEVELAT	<i>i.</i> -4 to -5 VDC.
			<i>i</i> . Check signal at IC44-7.	<i>i.</i> Waveform V.
			k. Using DMM, check signal level at	<i>k.</i> -4 to -5 VDC.
			IC44-12.	
			 Using DMM, check signal level at IC44-9 	<i>I.</i> -4 to-5 VDC.
	MXTF (RCVR)		<i>m</i> . Check signal at IC43-9.	in. Waveform W.
	LOOP-NORMÁL: N	NORMAL	U U	
	AN/USM-281C	_		
	TIME/DIV:	2 μs	n Stron DRIVER and RCVR units for	n Nono
			12-channel operation (table 3-4)	n. None.
	TIME/DIV:	1 ms	o. Check signal at IC43-14.	o. Waveform X.
	TIME/DIV:	1 ms	p. Check signal at IC43-13.	p. Waveform Y.
			q. Check signal at IC52-4.	q. Waveform X.
			r. UNECK SIGNAL AT IU41-12.	r. vvavetorm X.
			t. Check signal at IC44-7.	t. Waveform 7.
			u. Reconnect type C cable to MBS RCV	<i>u.</i> None.
			DATA connector on rear of MXTF.	
6			Check 24 CHANNEL PATTERN STOR-	
			AGE CIRCUIT (1045, 1046, 1049, 1057,	

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4
· · · ·			IC65 and IC68) If result of any check is	<u>_</u>
			incorrect isolate and replace faulty com-	
			nonent	
			a Stran DRIVER and RCVR units for	a None
	AN/USM-281C		24-channel operation (table 3-4)	a. None.
		2.05	b Check signal at IC68-3	h Waveform AA
		2 μ3	c. Check signal at test point E3	c Waveform AB
			d. Check signal at IC45-2	d Waveform AB
			e. Check signal at IC45-6	e Waveform AB
			f Check signal at IC45-11	f Waveform AB
			g Check signal at IC45-14	g Similar to waveform B
			h Check signal at IC57-4	h Waveform AC
7			Check DATA PROMOTION AND CHECK	
•			LOGIC circuit (IC45, IC47, IC48, IC49,	
			IC55 and IC58). If result of any check	
			is incorrect, isolate and replace faulty	
			component.	
			a. Check signal at IC47-5.	a. Waveform AB.
			b. Check signal at IC48-5.	b. Waveform AD.
			c. Check signal at IC57-1.	c. Waveform AB.
			d. Check signal at IC58-4.	d. Waveform AE.
			e. Check signal at IC35-3.	e. Waveform AB.
		5 µs	f. Check signal at IC55-10.	f. Waveform AD.
	TIME/DIV:		g. Check signal at IC58-4.	g. Waveform AF.
			 h. Strap DRIVER and RCVR units for 	h. None.
			3-channel NRZ operation (table 3-4).	
			i. Check signal at IC55-10.	i. Waveform AG.
8			Check SIEVE MEMORY circuit (IC55,	
			IC64, IC65 and IC68). If result of any	
			check is incorrect, isolate and replace	
			faulty component.	
			a. Remove jumper between F4 and E5.	a. Lamps illuminate.
			Check condition of A TILT lamps on	
			UUR and PWR SPLY unit.	
			b. Connect jumper between P9-3B and	b. Waveform logic level high
			E4. Check signal at IC66-6. Check	(straight line). Lamps liu-
			SPLV unit and EPAME LOSS on	minate.
	AN// ISM 2010			
		2	UUR. Demovo jumpor from D0-2D and con	
		2 μ5	c. Remove jumper nom F9-36 and con-	C. Waveloini An.
			d Remove jumper between E4 and	d Nono
			IC64-1 Replace jumper between E4 and	u. None.
			and E5	
	AN/USM-281C		e Connect right probe to IC44-7 and	e Waveform similar to Al
	TRIG SOURCE:	RIGHT	left probe to IC64-11.	(bottom trace may have 1
	VERT MODE:	CHOP		or 2 pulses).
	TIME/DIV:	.5 ms		
	AN/USM-281C			
	TIME/DIV:	1 ms	f. Remove type C cable from MBS RCV	f. Similar to waveform AJ.
			DATA connector. Check signal at	
			IC64-7.	
	MXTF (RCVR)			
	LOOP-NORMAL:	LOOP		
	TIME/DIV:	5 ms	g. Check signal at IC64-7.	g. Similar to waveform AK.
9			Check CONTROL UNIT circuit (IC34,	
	AN/USM-281C		IC49, IC53, IC56, IC59, IC60, IC63, IC64,	
	VERT MODE:	LEFT	IC65, IC67, IC68 and IC69). If result of	
	I RIG SOURCE:	LEFT	any check is incorrect, isolate and re-	
			place faulty component.	
			a. Check signal at IC67-1.	a. Logic level low.
			D. Check signal at IC63-9.	 b. Logic level low.

_				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4
			c. Check signal at IC53-6.	c. Logic level high.
	MXTF (RCVR)		d. Check signal at FRAME BIT	d. Waveform BQ.
	LOOP-NORMAL	NORMAI	FRROR test point on UUR	
	AN/USM-281C			
		1 ms		
		11113	e Check signal at IC53-11	e Any activity at this point
			e. Check Signal at 1000-11.	e. Any activity at this point
			f Charles correct operation.	f Logio lovel low
			7. Check signal at 1007 0	7. Logic level low.
			g. Check signal at IC67-6.	g. Logic level high.
			n. Check signal at IC67-8.	n. Logic level low.
			i. Check signal at IC54-11.	i. Logic level low.
10			Check LOW RATE PATTERN STORAGE	
			circuit (IC61). If result of any check is	
			incorrect, isolate and replace faulty com-	
	AN/USM-281C		ponent.	
	VERT MODE:	CHOP	a. Remove jumper between E2 and E3.	a. Waveform AL.
	TRIG SOURCE:	RIGHT	Connect right probe to IC44-7. Check	(disregard relay chatter)
	MXTE (RCVR)		signal with left probe at IC61-6	(
			(Disregard relay chatter)	
		2001	b Connect jumper between P9-3B and	h None
			E2	b. None.
			C Check signal at IC61-6	c I ogic level high
			d Install jumper between E2 and E2	d Nono
				u. None.
11			(IC25, IC20, IC40, and IC50), If result	
			(1035, 1036, 1040 and 1056). If result	
			of any check is incorrect, isolate and re-	
	AN/USM-281C		place faulty component.	
	TIME/DIV:	5 μs	a. Check signal at IC36-6.	a. Waveform AM.
	TRIG SOURCE:	LEFT		
	VERT MODE:	LEFT		
			b. Check signal at IC56-4.	b. Waveform AN.
12			Check BIT/CHANNEL/FRAME COUNT-	
			ER AND DECODER circuit (IC3, IC4,	
			IC5, IC6, IC7, IC8, IC9, IC10, IC17,	
			IC18 IC19 IC20 IC26 IC27 IC28 IC29	
			and $I(C50)$. If result of any check is in-	
			correct isolate and replace faulty com	
	ANU/USA 2010		correct, isolate and replace faulty corre-	
		20	ponent.	
	TIME/DIV:	20 µs	a. Check signal at IC30-13.	a. vvaveform AO.
			b. Check signal at IC26-12.	b. Waveform AP.
			c. Check signal at IC30-1.	c. Waveform AQ.
			d. Check signal at IC20-14.	d. Waveform AR.
			e. Check signal at IC20-13.	e. Waveform AR.
			f. Check signal at IC20-12.	f. Logic level low.
			g. Check signal at IC20-11.	g. Logic level low.
	TIME/DIV·	50 us	h Check signal at IC10-15	h Similar to waveform AS
			<i>i</i> Check signal at IC10-14	i Waveform AS
			<i>i</i> Check signal at IC10-13	i Waveform AS
			k Check signal at IC4.2	k Moveform AT
		2 ma	L Chock signal at IC12.4	
		.2 ms	7. Check Signal at 1012-4.	
		.5 MS	m. Check signal at 12 FRAME test point	m. vvaveform AV.
			on front panel of UUR.	
	TIME/DIV:	20 µs	n. Check signal at IC30-13.	n. Waveform AW.
			o. Strap DRIVER and RCVR units for	o. None.
			6-channel operation (table 3-4).	
			p. Check signal at IC26-12.	p. Waveform AX.
			q. Check signal at IC30-1.	q. Waveform AY.
			r. Check signal at IC20-14.	r. Waveform AZ.
			s. Check signal at IC20-13.	s. Waveform BA.
			t. Check signal at IC20-12	t. Similar to waveform BA
			U Check signal at IC20-11	U Logic level low
			v Check signal at IC10-15	v Waveform RR

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4
··		-	w. Check signal at IC10-14	w Waveform BB
			v. Check signal at IC10-13	v. Waveform BB
			x. Check signal at IC10-13.	x. Waveform BB.
			z. Check signal at IC10-12.	y. Waveloini bb.
			2. Check signal at IC10-11.	2. Logic level high
			ab. Check signal at IC10-0	ab Logic level high
		2 ms	ac. Check signal at IC12-4	ac Wayeform All
		.2 ms	ad. Check signal at 12 EPAME test	ad Waveform AV
		.0 113	noint on LILIP	
			ae Strap DRIVER and RCVR for 12-	ae None
			channel operation	
		20 це	af Check signal at IC30-13	af Wayeform BC
		20 μ3	ar. Check signal at IC26-12	ar. Waveform BD
			ab. Check signal at IC30-1	ab. Waveform BE
			ai. Check signal at IC20-14	ai Waveform BE
			ai. Check signal at IC20-14.	ai. Waveform BG
			a_k Check signal at IC20-13.	ak Waveform BH
			al. Check signal at IC20-12.	al. Waveform BH
			am Check signal at IC10-15	am Waveform BI
			an Check signal at IC10-14	an Waveform Bl
			ao. Check signal at IC10-13	ao Waveform Bl
			an Check signal at IC10-12	an Waveform Bl
			ag. Check signal at IC9-15	ag. Waveform Bl
			ar. Check signal at IC9-14.	ar. Waveform Bl.
			as. Check signal at IC9-13.	as. Waveform BL
			at. Check signal at IC9-12.	at. Waveform BI.
			au. Check signal at IC8-15.	au. Waveform Bl.
			av. Check signal at IC8-14.	av. Waveform BI.
			aw. Check signal at IC8-13.	aw. Waveform BI.
			ax. Check signal at IC8-12.	ax. Waveform BI.
	TIME/DIV:	.2 ms	ay. Check signal at IC12-4.	av. Waveform AU.
	TIME/DIV:	.5 ms	az. Check signal at 12 FRAME test	az. Waveform AV.
			point on UUR.	
			ba. Strap DRIVER and RCVR units for	<i>ba</i> . None.
			24-channel operation (table 3-4).	
	TIME/DIV:	20 µs	bb. Check signal at IC30-13.	bb. Waveform BJ.
		•	be. Check signal at IC26-12.	be. Waveform BK.
			bd. Check signal at IC30-1.	bd. Waveform BL.
			be. Check signal at IC20-14.	be. Waveform BM.
			bf. Check signal at IC20-13.	bf. Waveform BN.
			bg. Check signal at IC20-12.	bg. Waveform BO.
			bh. Check signal at IC20-11.	bh. Waveform BO.
			bi. Check signal at IC10-9.	bi. Waveform BP.
			<i>bj.</i> Check signal at IC10-7.	<i>bi.</i> Waveform BP.
			bk. Check signal at IC9-11.	bk. Waveform BP.
			bl. Check signal at IC9-10.	bl. Waveform BP.
			bm. Check signal at IC9-9.	bm. Waveform BP.
			bn. Check signal at IC9-7.	bn. Waveform BP.
			bo. Check signal at IC8-11.	bo. Waveform BP.
			<i>bp.</i> Check signal at ICS-10.	<i>bp</i> . Waveform BP.
			bq. Check signal at IC8-9.	bq. Waveform BP.
		_	br. Check signal at IC8-7.	br. Waveform BP.
	TIME/DIV:	.5 ms	bs. Check signal at 12 FRAME test	bs. Waveform AV.
			point on UUR.	



NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE.

EL2X8099

Figure 3-15. DEMUX unit parts location diagram (sheet 1 of 4) DMX02.



Figure 3-15. DEMUX unit parts location diagram (sheet 2 of 4) DMX02, DMX04, and DMX06.







Figure 3-15. DEMUX unit parts location diagram (sheet 4 of 4) DMX₀₂, DMX₀₄, DMX₀₆.





WAVEFORM B











WAVEFORM F



Figure 3-16. DEMUX unit troubleshooting waveforms (sheet 1 of 8).



WAVEFORM P

WAVEFORM R

EL2XB104

Figure 3-16. DEMUX unit troubleshooting waveforms (sheet 2 of 8).

WAVEFORM Q















Figure 3-16. DEMUX unit troubleshooting waveforms (sheet 3 of 8).

VOLTS/DIV 2V TIME/DIV 2 USEC VOLTS/DIV 2V TIME/DIV 2 USEC VOLTS/DIV 2V TIME/DIV 2 USEC m_{111} [‡ ╞┲╴┝╶┟┊╎┟┥╴╎┊╎╎╢╢╢┼╽╽ Ш WAVEFORM AB WAVEFORM AD WAVEFORM AC VOLTS/DIV 2V TIME/DIV .5 MSEC VOLTS/DIV 2V TIME/DIV 5 USEC VOLTS/DIV 2V TIME/DIV 2 USEC ŧ t 11 +++ 11-1-11-1 -WAVEFORM AE WAVEFORM AF WAVEFORM AG



Figure 3-16. DEMUX unit troubleshooting waveforms (sheet 4 of 8).



Figure 3-16. DEMUX unit troubleshooting waveforms (sheet 5 of 8).





Figure 3-16. DEMUX unit troubleshooting waveforms (sheet 6 of 8).





Figure 3-16. DEMUX unit troubleshooting waveforms (sheet 7 of 8).



Figure 3-16. DEMUX unit troubleshooting waveforms (sheet 8 of 8).



EL2XB111

Figure 3-17. PCD unit troubleshooting diagram.
3-13.	Trou	bleshooting PCD Unit			Unit	Control	Setting
The fo	llowin	g instructions and data	a are fo	r use in		MODE	
troubles	shootii ire 3-1	ng faulty PCD units. Ri	eter to tig	ure FO-7		POWER	
and ngo	ne 5-				DIVIIVI	POWER	On
a.	Tools	s and Test Equipment			TIMS	MEASUREMENT	LEVEL and FREQUENCY
	(1)	TK-100/G.				FREQUENCY CONTROL	STEP 100 Hz
	(2)	AN/USM-281C.				FREQUENCY	1004
	(3) (4)	TIMS. DMM.				DISPLAY CON- NECTED TO	RCV
	(5)	MXTF with the following	accessoi	ries:		SETUP CON- TROLS	NORMAL TEST TEST WITHOUT
		Type A test cables (2)	1332-010				HOLD
		Type C test cables (2)					TALK BATTERY
		Type G test cables (2)					
		Spare VF modules (2).					
							NO SF SKIP
b.	Initia	I Equipment Setup. Set	up equip	ment and			NORMAL TEST
UUK III	accor	dance with the following	Instruction	15.		RECEIVE/	Up position
	(1)	Sat nowar switch on M					
OFF	(1)					POWER	ON
011.	(2)	Remove MXTF PCD	module. a	ind using	MXTF	Power	ON
extende	er boa	rd, install UUR.		ind doing	(PWR		-
	(3)	Connect UUR and te	est equip	ment as	CONT)		
shown i	n figu	re 3-17.				NOTE	
	(4)	Set test equipment swit	ches as fo	ollows:		NOTE	
				0	Allo	ow equipment to warr	n up for 5
	ISM-		2	Setting	min	nutes before proceeding	with test.
28	1C	(LEFT)	2				
20		TIME/DIV	.5 us		c. Fau	It Location. Troubleshoo	t in accordance with
		TRIG SOURCE	RIGHT		the following the PCD un	g procedure to locate m it.	alfunctioning area of

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-19
1	<i>AN/USM-281C</i> TIME/DIV: <i>MXTF (MUX)</i> 1 KHZ TONE:	2 μs ON for	 Check input buffers. If result of any check is incorrect, isolate and replace faulty component. a. Adjust TIMS OUTPUT LEVEL control until TIMS display indicates correct level for VF module strapping indicated. b. Check signal at IC12-6. c. Check signal at PCM DATA test point on UUR. 	a. VF module TIMS strapping display A strap in -16 dBm B strap in 0 dBm b. Waveform A. c. Waveform B.
		otop	d. Using DMM, check signal level at IC72-11.	<i>d.</i> 0 to ±0.1 Vdc.
2	AN/USM-281C		e. Using DMM, check signal level at IC72-12. Check SERIAL-TO-PARALLEL CON- VERTER circuit (IC52 and IC62). If result of any check is incorrect, isolate and replace faulty component.	e. 0 to ±0.1 Vdc.

3-118

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-19
	TIME/DIV: TIME/DIV:	20 μs 50 μs	a. Check signal at IC62-2.b. Check signal at IC62-5.	a. Waveform C. b. Waveform D.
	TIME/DIV:	.2 ms	 c. Check signal at IC62-6. d. Check signal at IC62-9. e. Check signal at IC62-12. f. Check signal at IC62-15. 	c. Waveform D. d. Waveform E. e. Waveform F. f. Waveform F.
3	TIME/DIV:	10 µs	 check signal at IC62-16. check signal at IC62-16. check D TO A CONVERTER circuit (IC72). If result of either check is in- correct, isolate and replace faulty com- 	<i>g.</i> Waveform F. <i>h.</i> Waveform G.
			ponent.	
	1 KHZ TONE:	ON for steps <i>a</i> and <i>b</i>		
	AN/USM-281C	E\/		
	TIME/DIV:	.5 ms	a. Check signal at IC72-16.	a. Waveform H.
4			 b. Check signal at IC72-17. Check CURRENT DRIVER circuit (AR1). If result of check is incorrect, isolate and replace faulty component. 	b. Waveform H.
	<i>MXTF (MUX)</i> 1 KHZ TONE:	ON for	Check signal at PAM test point on UUR.	Waveform J.
5	AN// ISM 2010	this step	Check SAMPLE ENABLE circuit (IC1, IC11 and IC12). If result of either check is incorrect, isolate and replace faulty	
	TIME/DIV	2 us	a Check signal at IC1-2	a Waveform K
6	TIME/DIV:	2V	 b. Check signal at IC11-13. Check CHANNEL COUNT DECODER SELECT circuit (IC11, IC41, IC51 and IC71). If result of any check is incorrect, isolate and replace faulty component 	b. Waveform L.
	AN/USM-281C		a. Check signal at IC11-4.	a. Waveform M.
	TIME/DIV:	10 µs	b. Check signal at IC71-8.	b. Waveform N.
7			 Check signal at IC/1-11. Check SIGNALING circuit (IC12, IC21, IC61 and IC71). If result of check is in- correct, isolate and replace faulty com- ponent 	c. Waveform P.
8			Check signal at SIG test point on UUR. Check CHANNEL COUNT DECODER OUTPUT SELECT circuit (IC21, IC31, and IC41). If result of any check is in- correct, isolate and replace faulty com-	Waveform Q.
	AN/USM-281C		ponent.	
	TIME/DIV: TIME/DIV:	5 μs 10 μs	 a. Check signal at IC41-8. b. Check signal at IC31-8. 	a. Waveform R. b. Waveform S.
9	TIME/DIV: <i>MXTF (BITE)</i> DIGITAL	20 μs	c. Check signal at IC31-6. Check CHANNEL DECODE circuit (IC73, IC74, IC75 and IC81). If result of any	c. Waveform T.
	FUNCTION: VF FUNCTION:	SELF TEST	check is incorrect, isolate and replace faulty component.	

Step	Control	Setting	Trouble sectionalization chart		Normal indication or fig 3-19
	OSC LVL: (Set for VF module	<i>Vf</i> Module <i>Straps</i> A s <i>t</i> rap in			
	strapping indicated)	-16 dBm B strap in 0 dBm			
	(RCVR) LOOP/NORMAL: (PWR CONT)	LOOP			
	Power: <i>TIM</i> S	ON			
	MEASUREMENT:	MESSAGE CIRCUIT NOISE			
	NOISE FILTER:	C-MSG	a. Install spare VF modules in chan-	a.	None.
			 b. Connect VF OSC jack on BITE to lower XMT jack on VF module in lot theorem. 	b.	None.
			c. Connect illuminated 310 RCV jack on TIMS to lower RCV jack on right VF module, using type G cable.	С.	None.
			 Verify TIMS display for VF module strapping indicated. Disconnect both cables. 	d.	VP module strapping TIMS display C strap in ≤25 DBRN C strap out ≤32 DBRN
			 Connect VF OSC on BITE to lower XMT jack on right VF module, using type A cable. 	e.	None.
			f. Connect illuminated 310 RCV jack on TIMS to lower RCV jack on left VF module.	f.	None.
			 g. Verify TIMS display for VF module strapping indicated. Disconnect both cables. 	g.	VF module straps TIMS display C strap in ≤25 DBRN C strap out ≤32 DBRN
			 Move left VF module to next open channel in MXTF. 	h.	None.
			Repeat steps e through h until all channels have been checked.	i.	None.
10			<i>j.</i> Remove VF modules from MXTF. Check FAULT MONITOR circuit (IC32, IC42, and IC22). If result of any check is incorrect, isolate and replace faulty	j.	None.
	UUR		component.		
	FAULT TEST:	Push	 Observe FAULT and ALL FAULT TEST lamps on UUR. 	a.	Lamps illuminate.
			 Check signals at IC32-2, IC32-10, IC42-2 and IC42-10. 	b.	Activity at each input.
			 Check signals at IC32-13, IC32-5, IC32-5, IC42-13 and IC42-5. 	С.	Logic level high.
11			 d. Check signal at IC22-8. Check output filters (IC33, IC34, IC35, IC36, IC37, IC38, IC53, IC54, IC55, IC56, IC57, IC58, IC73, IC74, IC75, IC76, IC77, and IC78). If result of any check is incorrect, isolate and replace faulty component. 	d.	Logic level low.

_		_			Normal indication
Step	Control	Setting	Trouble sectionalization chart		or fig 3-19
	TIMS		 a. Install spare VF module in channel 1 slot. 	a.	None.
	FUNCTION:	LEVEL and FRE- QUENCY	b. Connect 310 RCV jack on TIMS to lower RCV jack on VF module, using type G cables. Connect 310 TRMT jack on TIMS to lower XMT jack on VF module, using type G cables.	b.	None.
			 c. Verify TIMS display for VF module strapping indicated. 	C.	VF module <i>straps TIMS display</i> C strap in 0 ±.2 dBm C strap out 7 ±.2 dBm
12			 d. Move VF module to progressively higher channels, repeating step c. If any channel does not meet the re- quirements in c above, troubleshoot output filters in accordance with the procedure in step 12 above. Troubleshoot sample and hold and output 	d. None.	None.
			filters. If result of any check is incor- rect, isolate and replace faulty com- ponent.		
	TIME/DIV:	5 ms	a. Check output signal of demultiplexer for defective channel (refer to table	a.	Waveform U.
	VOLTS/DIV:	IV	 3-5 for pin location). b. Check output signal of sample and hold circuit for defective channel (refer to table 3-5 for pin location). 	b.	Waveform U.
			 Check output signal of output filter for defective channel (refer to table 3-5 for pin location). 	C.	Waveform V.







EL2X8112

Figure 3-18. PCD unit parts location diagram (sheet 1 of 6).



NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR.B-SIDE.FACING A-SIDE OPPOSITE.

EL2XB113

Figure 3-18. PCD unit parts location diagram (sheet 2 of 6).

3-123



15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING A-SIDE OPPOSITE.

EL2XB114





²²A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE.

EL2X8115

Figure 3-18. PCD unit parts location diagram (sheet 4 of 6).

3-125



. 22A-SIDE AND 22B-SIDE PIN POSITIONS ON UPPER EDGE CONNECTOR. 15A-SIDE AND 15B-SIDE POSITIONS ON LOWER EDGE CONNECTOR.B-SIDE FACING A-SIDE OPPOSITE.

EL2X8116





Figure 3-18. PCD unit parts location diagram (sheet 6 of 6).

VOLTS/DIV 2V TIME/DIV 0.5 USEC





WAVEFORM B



WAVEFORM C









WAVEFORM D

WAVEFORM E

WAVEFORM F



Figure 3-19. PCD unit troubleshooting waveforms (sheet 1 of 3).

VOLTS/DIV 2V TIME/DIV 2 USEC



VOLTS/DIV 2V TIME/DIV 2 USEC ŧ Ē

WAVEFORM L



WAVEFORM M







WAVEFORM N

WAVEFORM P





Figure 3-19. PCD unit troubleshooting waveforms (sheet 2 of 3).



Figure 3-19. PCD unit troubleshooting waveforms (sheet 3 of 3).



	Demultiplexer	Sample and	Filter
Chan.	output	hold output	output
1	IC73 Pin 4	IC54 Pin 1	IC54 Pin 7
2	IC74 Pin 5	IC36 Pin 1	IC36 Pin 7
3	IC75 Pin 6	IC38 Pin 14	IC38 Pin 8
4	IC73 Pin 7	IC54 Pin 14	IC54 Pin 8
5	IC74 Pin 12	IC55 Pin 14	IC55 Pin 7
6	IC75 Pin 11	IC37 Pin 14	IC37 Pin 8
7	IC73 Pin 10	IC33 Pin 1	IC33 Pin 7
8	IC74 Pin 9	IC55 Pin 1	IC55 Pin 7
9	IC75 Pin 9	IC58 Pin 1	IC58 Pin 7
10	IC73 Pin 5	IC34 Pin 1	IC34 Pin 7
11	IC74 Pin 6	IC36 Pin 14	IC36 Pin 8
12	IC75 Pin 7	IC58 Pin 14	IC58 Pin 8
13	IC73 Pin 12	IC53 Pin 8	IC53 Pin 14
14	IC74 Pin 11	IC35 Pin 14	IC35 Pin 8
15	IC75 Pin 10	IC37 Pin 1	IC37 Pin 7
16	IC73 Pin 9	IC53 Pin 1	IC53 Pin 7
17	IC74 Pin 4	IC56 Pin 1	IC56 Pin 7
18	IC75 Pin 5	IC38 Pin 1	IC38 Pin 7
19	IC73 Pin 6	IC34 Pin 14	IC34 Pin 8
20	IC74 Pin 7	IC56 Pin 14	IC56 Pin 8
21	IC75 Pin 12	IC57 Pin 14	IC57 Pin 8
22	IC73 Pin 11	IC33 Pin 14	IC33 Pin 8
23	IC74 Pin 10	IC35 Pin 1	IC35 Pin 7
24	IC75 Pin 9	IC57 Pin 1	IC57 Pin 7

3-14. Troubleshooting VF Module

Instructions and data for use in isolating VF module faults are given in the following subparagraphs. Refer to figure FO-8 and figure 3-21 for parts location.

- a. Tools and Test Equipment.
 - (1) TK-100/G.
 - (2) TA-855/U.
 - (3) TS-3329/U.
 - (4) An/USM-281C with external sync cable.
 - (5) AN/USM-223.
 - MXTF and the following accessories: Extender board TRW 17080-010 Type A (bantam) test cable

Type C test cables (2) Type G test cables (2).

b. *Initial Setup*. Set up test equipment and faulty VF module for troubleshooting as follows:

(1) Set power switch on PWR CONT unit in MXTF to OFF.

(2) Strap UUR for -16 dB input, normal signaling, and +7 dB output in accordance with table 3-4.

(3) Using extender board, install UUR into channel 1 position in MXTF.

(4) Connect test equipment to VF module as shown in figure 3-20.

(5) Set test equipment switches as follows:

Unit	Switch	Setting
TS-3329/U		600
	RANGE	X100
	OUTPUT LEVEL DBM	-16
	FREQUENCY Hz	10.2
	POWER	ON
TAA-855/U	RESPONSE	DAMP
	INPUT	TMS-
		TERM
	FUNCTION VF Nm	600 BAL
	RANGE	-10 dBm
	POWER	ON
AN/USM-281C	VOLTS/DIV (left)	.1V
	TIME/DIV	.2 ms
	AC/GND/DC	AC
	Power	Pull
MXIF (RCVR)	LOOP-NORMAL	NORMAL
(PWR CONT)	Power	ON

NOTE Allow equipment to warm up for 5 minutes before proceeding.

c. Fault Location. Troubleshoot in accordance with the following procedure to locate malfunctioning areas of the UUR.



Figure 3-20. VF module troubleshooting setup diagram.

Step	Control	Setting	Trouble sectionalization chart		Normal indication or fig 3-22
1		3	Verify VF transmit function (Q1) as fol- lows. If any result is unsatisfactory, iso- late and replace faulty component.		<u> </u>
			NOTE The XMT GAIN control on the VF module has no mechanical stop. It has reached its limit of adjustment when the TS-855/U meter ceases to change		
			a. Rotate XMT GAIN control on UUR to clockwise and counterclockwise limits of adjustment while observing TA-855/U meter. Verify range of control is normal	a.	At least -11 dBm to -16 dBm range of control.
			 b. Rotate XMT GAIN control on UUR as necessary to obtain normal gain indication on TA-855/U dBm meter. If indication is correct, proceed to step 2. 	b.	-13.75 +0.25 dBm.
			 c. Check VF signal input at the bottom of R1. Connect ground lead of AN/ USM-281C probe to pin 1B. 	C.	Waveform A.
			 Check amplifier Q1 input at top of resistor R5. 	d.	Waveform B.
			 Disconnect type G test cable between left-hand LINE-UP (transmit) and TA-855/Liacks 	e.	None.
	AN/USM-281C	2\/	f Check VE transmit output signal at	f	Waveform C
2	VOLTO/DIV.	2.0	pin 2A. Verify transmit signaling function (Q8) as follows. If either result is unsatis- factory, isolate and replace faulty com-	1.	wavelolm C.
	MXTF (BITE)		ponent. <i>a.</i> Connect type A (bantam) test cable	a.	Lamp illuminated.
	DIGITAL FUNCTION:	EXT CLK	between SIG jack on BITE and SIG jack on UUR, and observe OFF HOOK Jamp on BITE		
	OFF HOOK:	OFF HOOK	h Using external sync cable synchron-	h	Waveform D
	ON HOOK- OFF HOOK:	ON HOOK	ize AN/USM-281C externally at pin 9A and observe ON HOOK signal at	D.	
	<i>AN/USM-281C</i> VOLTS/DIV: TIME/DIV: SOURCE:	1V 1 μs EXT	pin 10A.		
3			Verify VF receive preamplifier functions (Q5 and Q6) as follows. If any result is unsatisfactory, isolate and replace faulty component.	_	None
			a. Connect type G test cable between INPUT 310 jack on TA-855/U and right-hand LINE-UP (receive) jack on UUR.	а.	None.
	<i>MXTF (MUX)</i> 1 KHZ TONE:	ON for this step	 b. Hold 1KHZ switch in up position and adjust GAIN control on PCD unit to obtain normal indication on TA-855/ U meter. 	b.	-23.5 ±0.2 dBm.

Step	Control	Setting	Trouble sectionalization chart		Normal indication or fig 3-19
	(PCM) ODD GAIN:	As required	c. Adjust GRP-1 GAIN control to ob- tain normal indication on TA-855/U meter. If satisfactory TA-855/U in- dication can be obtained, proceed to	C.	-23.5 -0.2 dBm.
		1\/	step 4. d. Check receive VF filter output at the	d.	Waveform E.
	TIME/DIV: TRIG SOURCE:	2 ms LEFT	e. Using AN/USM-281C, check receive preamplifier output at the bottom of	e.	Waveform F.
4	TA-855/U RANGE:	+10 dBm	Verify VF receive amplifier function (Q2, Q3, and Q4) as follows. If any result is unsatisfactory, isolate and replace faulty component.	а	None
			from the right-hand LINE-UP (re- ceive) jack and connect it to the RCV jack.	a.	None.
			NOTE The RCV control on the VF mod- ule has no mechanical stop and has reached its limit of adjust- ment when the meter ceases to		
	<i>UUR</i> RCV GAIN:	As required	 change. b. Rotate RCV GAIN control on UUR to clockwise and counterclockwise limits adjustment while observing TA-855/U meter. Verify range of control is in accordance with normal 	b.	At least -7 dbm to +12 dBm.
	<i>UUR</i> RCV GAIN:	As required	 c. Rotate RCV GAIN control on UUR as necessary to obtain normal indica- tion on TA-855/U meter. If indica- tion is correct, proceed to step 5. 	C.	+7 ±0.25 dBm.
			d. Check receiver amplifier input at the top of R23.	d.	Waveform G.
	AN/USM-281C VOLTS/DIV:	5V	e. Check Q3 output at top of R18.	e.	Waveform H.
5	<i>AN/USM-281C</i> VOLTS/DIV: <i>MXTF (BITE)</i> ON HOOK- OFF HOOK:	2V OFF HOOK	 f. Check receive amplifier output at rear of C13 (junction with R16). Verify receive signaling function (Q7 and IC1) as follows. If any result is unsatis- factory, isolate and replace faulty com- ponent. 	f.	Waveform I.
	<i>AN/USM-281C</i> TIME/DIV: AC/GND/DC:	0.5μs DC	a. Synchronize AN/USM-281C exter- nally at pin 12A and observe signal	a.	Waveform J.
	SOURCE:	EXT	at pin 13A. b. Using AN/USM-223 measure volt- age at CR9 to verify K2 relay coil is	b.	-1.5 0.5V.
	<i>MXTF (RCVR)</i> LOOP-NORMAL:	LOOP	 c. Measure voltage at diode CR9 cath- ode while C.G.A. lamp on PWR SPLY is illuminated 	С.	-40 ±2V.
	LOOP-NORMAL:	NORMAL	 d. Measure for continuity between UUR pins 15A and wiring point 22 (located above R24) 	d.	Continuity.
			e. Observe OFF HOOK lamp on BITE.	e.	Lamp illuminated.



NOTE: 22 A-SIDE PIN POSITIONS AND 22 B-SIDE PIN POSITIONS ON EDGE CONNECTOR. B-SIDE FACING, A-SIDE OPPOSITE.

EL2X8122

Figure 3-21. VF module parts location diagram (sheet 1 of 3).



EL2X8123

Figure 3-21. VF module parts location diagram (sheet 2 of 3).

















VOLTS/DIV 0.1 TIME/DIV 0.2 MSEC



WAVEFORM F



Figure 3-22. VF module troubleshooting waveforms (sheet 1 of 2).



Figure 3-22. VF module troubleshooting waveforms (sheet 2 of 2).

3-15. Troubleshooting 0-20 Kb/s Data Module

Instructions and data for use in isolating faulty 0-20 kb/s data modules are provided in the following subparagraphs. Refer to figure FO-9 and to figure 3-24 for parts location.

- a. Tools and Test Equipment.
 - (1) TK-100/G.
 - (2) AN/USM-281C.

(3) MXTF with the following accessories: Extender board TRW 17080-010 Type A (bantam) test cable Type B (turret) test cable Type C test cables (2) Type K test cable.

b. Initial Setup. Set up test equipment and faulty 0-20 kb/s data module as follows:

(1) Set power switch on PWR CONT unit in MXTF to OFF.

(2) Using extender board, insert UUR into data channel 2 position of MXTF.

(3) Connect test equipment as shown in figure 3-23.

(4) Set equipment switches as follows:

Unit	Switch	Setting
AN/USM-281C	VOLTS/DIV (left)	2V
	TIME/DIV	50 µs
	AC/DC/GND	DC
	SOURCE	EXT
MXTF (BITE)	DIGITAL FUNC-	CLK RATE
	TION	20 Kb/S
(PWR CONT)	Power	ON

c. Fault Location. Troubleshoot in accordance with the following procedure to locate malfunctioning areas of the UUR.



EL2XB12

Figure 3-23. 0-20 kb/s data module troubleshooting setup diagram.

				Normal indication
Step	Control	Setting	Trouble sectionalization check	or fig 3-25
1	AN/USM-281C TIME/DIV:	.5 μs	 Verify receive data function (IC1, IC6, IC17, IC19, and IC42) as follows. If any result is unsatisfactory, isolate and replace faulty component. a. Check receive data outputs at pin 20A and pin 20B. If signals are correct, proceed to step 2 below. b. Connect AN/USM-281C external trigger to pin 11A of UUR, and check ps eudo-random RCV DATS TO PIN 11A of UUR, and check ps eudo-random RCV DATS and check ps eudo-random random random random random random random random random random random	a. Waveform A (pin 20A), waveform B (pin 20B). b. Waveform C.
			1C8-3. c. Reconnect AN/USM-281C external trigger to XMT SYNC test point on BITE.	c. None.
	TIME/DIV:	.1 ms	 d. Check parallel-to-serial register out- put at IC19-13. 	d. Waveform D.
			e. Check signal at IC17-4.	e. Waveform D.
			f. Check signal at IC17-11.	f. Waveform E.
			g. Check signal at RCV DATA test point TP-2.	g. Waveform E.
			h. Check signal at IC42-11.	h. Waveform E.
	TIME/DIV:	5V	 i. Check exclusive or-gate output at IC6-3. 	<i>i.</i> Waveform F.
			<i>j</i> Check exclusive or-gate output at IC6-4.	<i>j</i> Waveform G.
2	AN/USM-281C VOLTS/DIV: TIME/DIV: TRIG SOURCE:	2V .5 μs LEFT	Verify receive MBS clock logic (IC8, IC13, IC14, IC21) as follows. If any result is unsatisfactory, isolate and replace faulty component. a. Check RCV MBS CLK input at IC8-	a. Waveform H.
			 8. b. Check serial-to-parallel converter load clock at IC21-1 	b. Waveform H.
			c. Check MBS CLK input to activity	c. Waveform H.
3	AN/USM-281C TIME/DIV: SOURCE:	.5 μs EXT	 d. Connect AN/USM-281C external trigger at pin 9A and check RCV CONTROL BUS signal at IC14-3. Verify receive clock logic (IC3, IC13, IC19, IC21, IC23, IC26, IC28, IC34, IC38, and IC39) as follows. If any check is unsatis- factory, isolate and replace faulty com- ponent. 	d. Waveform I.
			a. Check late CLK at IC34-3, IC19-7, IC28-6, and IC21-9.	a. Waveform J.
			b. Check early CLK at IC34-6 and IC 28-3.	b. Waveform K.
			 c. Check late-plus-90-degree CLK at IC33-9, IC13-12, IC23-1, and IC26- 11. 	c. Waveform L.
	AN/USM-281C TRIG SOURCE:	LEFT	d. Check CLK at IC33-6.	d. Waveform M.
	TIME/DIV: TIME/DIV:	2 μs .5 μs	e. Check 224-KB/S CLK at IC39-11. f. Check 3.584-MHZ CLK at IC38-5.	e. Waveform N. f. Waveform O.

3-140

				Normal indication
Step	Control	Setting	Trouble sectionalization check	or fig. 3-25
4	AN/USM-281C SOURCE:	EXT	Connect AN/USM-281C external trigger to pin 11A, and check 4.096-MHZ CLK at IC3-2.	Waveform P.
5			Verify transmit data function (IC4, IC7, IC31, and IC36) as follows. If any result is unsatisfactory, isolate and replace faulty component.	
			 a. Connect AN/USM-281C external triger to pin 9A and check XMT DATA output at pin 10B. If signal is correct proceed to step 5 below. 	a. Waveform Q.
			 b. Connect AN/USM-281C external trigger XMT SYNC test point on BITE. 	b. None.
	AN/USAI-281C TIM/DIV:	.2 ms	c. Check input signal at XMT DATA test point TP-1.	c. Waveform R.
			 Check early and late clock sampling of incoming data at IC4-5 and IC4-9. 	d. Waveform R.
			e. Check XMT DATA input to serial-to- parallel converter at IC7-6.	e. Waveform S.
			f. Check XMT DATA parallel output at IC36-3, IC26-4, IC36-5, IC36-6, IC 36-10, IC36-11, and IC36-12.	f. Waveform S.
6	AN/USM-281C TIME/DIV:	1 μs	Connect AN/USM-281C external trigger to pin 9A, and check parallel-to-serial	Waveform T.
7	AN/USM-281C		converter output at IC31-7. Verify transmit MBS clock logic (IC8,	
	TIME/DIV: TRIG SOURCE:	.5 μs LEFT	IC13, IC31, and IC32) as follows. If any result is unsatisfactory, isolate and re- place faulty component.	
			 a. Check XMT MBS CLK to parallel- to-serial converters at IC31-2 and IC32-2. 	a. Waveform H.
			 b. Check XMT CLK input at IC8-10. c. Check XMT MBS CLK input to ac- tivity monitor at IC13-3 	<i>b</i> . Waveform H. <i>c.</i> Waveform II.
8			Verify transmit clock logic (IC3, IC4, IC9, IC13, IC15, IC34, IC35, IC36, IC40, and IC41) as follows. If any result is unsatis- factory, isolate and replace faulty com- ponent.	
	AN/USM-281C		a. Connect AN/USM-281C external	a. Waveform U.
	SOURCE:	EXT	trigger to pin 11A CLK at IC35-8, IC4-11, IC15-3, and IC15-11.	and check late
	TIME/DIV:	5 µs	 b. Check early CLK at IC35-9, IC34-9, IC36-8, IC4-3, IC9-3, and IC13-2. Check CLK at IC25 5 	b. Waveform L.
		2016	C. UNECK ULK AT 1035-5. d. Chack 221-Kh/s CLK to 1041-11	c. waveform M.
	TIME/DIV:	∠μο 5.us	e. Check 3 584-MHz CI K at IC40-5	e Waveform O
9		.ο μο	Connect AN/USM-281C external trigger to pin 9A and check 4.096-MHz CLK at IC3-12.	Waveform P.



NOTE:

22 A-SIDE AND 22 B-SIDE PIN POSITIONS ON EDGE CONNECTOR. A-SIDE FACING, B-SIDE OPPOSITE.

EL2X8128

Figure 3-24. 0-20 kb/s data module parts location diagram (sheet 1 of 2).



NOTES:

- 1. 22 A-SIDE AND 22 B-SIDE PIN POSITIONS ON EDGE CONNECTOR. A-SIDE FACING, B-SIDE OPPOSITE.
- 2. USED IN CONFIGURATION 20K04 ONLY.

EL2XB129

Figure 3-24. 0-20 kb/s data module parts location diagram (sheet 2 of 2).



EL2XB130

Figure 3-25. 0-20 kb/s data module troubleshooting waveforms (sheet 1 of 3).



Figure 3-25. 0-20 kb/s data module troubleshooting waveforms (sheet 2 of 3).



EL2X8132

Figure 3-25. 0-20 kb/s data module troubleshooting waveforms (sheet 3 of 3).

3-16. Troubleshooting 50 Kb/S Data Module

The following instructions and data are for use in troubleshooting faulty 50 kb/s data modules. Refer to figure FO-10 and to figure 3-27 for parts location.

- a. Tools and Test Equipment.
 - (1) TK-100/G.
 - (2) AN/USM-281C.
 - (3) Checktran.
 - MXTF with the following accessories: Extender board TRW 17080-010 Type C test cables (2) Type L test cable.

b. Initial Equipment Setup. Set up test equipment and faulty 50 kb/s data module as follows:

(1) Set power switch on PWR CONT unit in MXTF to OFF.

(2) Strap UUR for 78-ohm balanced interface by closing all contacts of S1 and opening all contacts of S2.

(3) Using extender board, insert UUR into channel 13 position of MXTF.

(4) Connect test equipment as shown in figure 3-26.

(5) Set test equipment switches as follows:

Unit	Switch	Setting
AN/USM-281C	TIME/DIV	10 μS
	VOLTS/DIV (left)	1V
	AC/GND/DC	DC
	POWER	Pull
	TRIG	RIGHT
Checktran	DATA RATE	3754
	DATA BITS	8
	STOP UNIT	2
	SYNC	AUTO in
	PATTERN	1-0
	ERROR COUNT	in
	EXT CLK	out
	POWER	ON
MXTF (RCVR)	LOOP-NORMAL	NORMAL
(PWR CONT)	Power	ON

NOTE Allow equipment to warm up for 5 minutes before proceeding.

c. Fault Location. Troubleshoot in accordance with the following procedure to locate malfunctioning areas of the UUR.





Figure 3-26. 50 kb/s data module troubleshooting setup diagram.

				Normal indication
Step	Control	Setting	Trouble sectionalization check	or fig 3-28
1			Verify receive data functions (IC4, IC7, IC16, IC20, and IC29) as follows: If any result is unsatisfactory, isolate and re- pair faulty component. a. Check RCV DATA outputs at pins	a. Waveform A.
			20A and 20B. If signals are correct, proceed to step 2.	
	AN/USM-281C		b. Check RCV DATA input at IC4-6.	b. Waveform B.
	VOLTS/DIV:	2	c. Check FIFO output at IC7-21.	c. Waveform C.
	TIME/DIV: SOURCE:	.5 μs EXT	 Check signal at RCV DATA test point TP-6. Chack signal at IC4.8 	d. Waveform C.
		10	e. Check signal at IC4-8.	e. Waveform C.
		10 μs	7. Check signal at IC20-1.	7. Waveform D.
	TRIG SOURCE.	RIGHT	b. Check signal at IC20-1	b. Waveform D
			<i>i.</i> Check exclusive or gate outputs at IC16-4 and IC16-3.	<i>i.</i> Waveform E.
2			Verify receive clock input logic function (IC5 and IC12) as follows. If any result is unsatisfactory, isolate and replace faulty component.	
	AN/USM-281C VOLTS/DIV: TIMF/DIV:	1V 5 us	 a. Check RCV CLK outputs at pins 17A and 17B. If signals are correct, pro- ceed to step 3. 	a. Waveform F.
	VOLTS/DIV: VOLTS/DIV:	2V 5 μs	b. Check RCV CLK at IC12-1 and IC12-13.	b. Waveform G.
3	TIME/DIV:	2 ms	 c. Check FRAME 1 output at IC5-5. Verify receive write clock logic (IC20, IC27, and IC33) as follows. If any result is unsatisfactory, isolate and replace faulty component. 	c. Waveform H.
			a. Check16 counter output at IC34- 12.	a. Waveform I.
	AN/USM-281C TIME/DIV: SOURCE:	20 μs EXT	b. Connect AN/USM-281C external trigger at pin 11A and check CLK signal at IC33-3.	b. Waveform J.
			c. Check RCV WRITE CLK signal at IC33-8.	c. Waveform J.
	TRIG SOURCE:	RIGHT	 d. Synchronize AN/USM-281C inter- nally. 	d. None.
	TIME/DIV:	.5 μs	 e. Check signal at RCV WRITE CLK test point TP-5. 	e. Waveform K.
	TIME/DIV:	.1 ms	f. Check oscillator control signal at IC20-7.	f. Waveform L.
4			Connect AN/USM-281C external trigger to pin 11A, and verify receive 4.096 MB/S CLK logic (IC16, IC20, IC23, IC32, IC36, and IC38) as follows. If any result is unsatisfactory, isolate and re- place faulty component.	
	AN/USM-281C TIME/DIV:	5 μs	a. Check signal at IC38-6.	a. Waveform O.
	SOURCE: TRIG SOURCE:	EXT RIGHT	 b. Check CLK signal at IC36-3. If indi- cation is satisfactory, proceed to sub- step g below. 	b. Waveform O.

				Normal indication
Step	Control	Setting	Trouble sectionalization check	or fig. 3-28
	TIME/DIV:	50 µs	 c. Check oscillator output at IC32-3. (Slight side to side movement of waveform is normal.) 	c. Waveform M.
			 Check oscillator clock at IC32-12 and IC32-9 (slight side to side movement of waveform is normal). 	d. Waveform N.
	TIME/DIV:	2 µs	e. Check CLK signal at IC36-2.	e. Waveform P.
	TIME/DIV:	5 µs	f. Check signal at RCV CLK test point TP-7.	f. Waveform Q.
			 g. Check CLK signal at IC20-14. h. Check exclusive or gate CLK signal outputs at IC16-10 and IC16-11. 	g. Waveform R. h. Waveform S.
5			Verify transmit data channel logic (IC15, IC18, IC25, and IC31) as follows. If any result is unsatisfactory, isolate and re- place faulty component.	
	TIME/DIV:	1 µs	a. Check XMT DATA at pin 10B. If	a. Waveform T.
	TIME/DIV:	20 µs	signal is correct, proceed to step 4. b. Check incoming signal at XMT DATA test point TP-3.	b. Waveform U.
	TIME/DIV:	1 μs	 c. Check FIFO DATA output at IC31- 19. 	c. Waveform V.
			d. Check data signal at IC18-5.	d. Waveform W.
6			e. Check data signal at IC25-6. Verify transmit clock logic (IC2, IC4, IC6, IC13, IC15, IC17, IC18, IC25, IC29, IC30, IC31, and IC35) as follows. If any result is unsatisfactory, isolate and replace faulty component.	e. Waveform X.
	AN/USM-281		a. Check signal input at XMT CLK test	a. Waveform Y.
	TIME/DIV:	10 µs	point TP-1.	
	TIME/DIV:	5 µs	b. Check FIFO LOAD CLK at IC31-2.	b. Waveform Z.
	TIME/DIV:	.5 μs	 Check XMT MBS CLK input at IC2-4. 	c. Waveform G.
			 d. Check gated CLK signal at IC-13-13. e. Check CLK signal at IC35-6. f. Check XMT READ CLK at TP-4 	d. Waveform AA. e. Waveform AB. f. Waveform AC.
	TIME/DIV:	20 us	a. Check CLK signal at IC17-9.	<i>a</i> . Waveform AD.
	TIME/DIV:	.2 ms	h. Check FRAME 1 signal at IC6-5.	h. Waveform H.
	TIME/DIV:	.5 ms	i. Check STUFF CONTROL signal at IC30-6.	<i>i.</i> Waveform AE. (some flicker is normal).
	TIME/DIV:	50µs	 j. Check exclusive or gate output at IC29-11. 	j. Waveform AF.



NOTE:

22A-SIDE AND 22B-SIDE PIN POSITIONS ON EDGE CONNECTOR. A-SIDE FACING, B-SIDE OPPOSITE.

EL2X8134



3-150 Change 2



NOTES

1 22A-SIDE AND 22B-SIDE PIN POSITIONS ON EDGE CONNECTOR. A-SIDE FACING, B-SIDE OPPOSITE.

2. USED IN CONFIGURATIONS 50K04 AND 50K06 ONLY.

4. LOCATION OF CR12, CR14, AND CR15 USED IN CONFIGURATION 50K08 ONLY.

EL2X8135

Figure 3-27. 50kb/s data module parts location diagram (sheet 2 of 3).

Change 2 3-151



NOTES:

CONNECTOR. A-SIDE FACING, B-SIDE OPPOSITE.

3. USED IN CONFIGURATION 50K08 ONLY.

EL2XB136

Figure 3-27. 50kb/s data module parts location diagram (sheet 3 of 3).

^{1. 22}A-SIDE AND 22B-SIDE PIN POSITIONS ON EDGE

² USED IN CONFIGURATIONS 50K04 AND 50K06 ONLY.









	Π		,					
	Π							
***	ΓT	[Π		[
	Π							
					Ē			Γ



VOLTS/DIV 1 TIME/DIV SUSEC





EL2XB137

Figure 3-28. 50 kb/s module troubleshooting waveforms (sheet 1 of 4).






WAVEFORM











Figure 3-28. 50 kb/s module troubleshooting waveforms (sheet 2 of 4).



















EL2XB139

Figure 3-28. 50 kb/s module troubleshooting waveforms (sheet 3 of 4).



Figure 3-28. 50 kb/s module troubleshooting waveforms (sheet 4 of 4).

3-17. Troubleshooting Multirate Data Module

Instructions and data for use in isolating malfunctions in faulty multirate data modules are provided in the following subparagraphs. Refer to figure FO-11 and to figure 3-30 for parts location.

a. Tools and Test Equipment.

- (1) TK-100/G.
- (2) AN/USM-281C with external sync cable.
- (3) Checktran.
- (4) MXTF with the following accessories: Extender board TRW 17080-010 Type A (bantam) test cable Type B (turret) test cable Type C test cables (2) Type L test cable.

b. Initial Equipment Setup. Set up test equipment and faulty multirate data module as follows:

(1) Set power switch on PWR CONT unit in MXTF to OFF.

(2) Strap UUR for 512-kb/s adjacent channel internal clock operation by setting strapping switches in accordance with table 3-4.

(3) Using extender board, insert UUR in channel 13 position of MXTF.

(4) Connect test equipment as shown in (figure 3-29).

Unit	Setting	Setting
AN/USM-281C	TIME/DIV	2
	VOLTS/DIV (left)	2V
	AC/GND/DC	DC
	POWER	Pull
Checktran	DATA BITS	8
	DATA RATE	7767
	STOP UNIT	2
	SYNC AUTO	in
	PATTERN 1-0	in
	ERROR COUNT	in
	EXT CLK	in
	POWER	ON
MXTF (RCVR)	LOOP-NORMAL	NORMAL
(PWR CONT)	Power	ON



Figure 3-29. Multirate data module troubleshooting setup diagram.

Stop	Control	Sotting	Trouble appetianalization shock	Normal indication
Step	Control	Setting	I rouble sectionalization check	or fig 3-31
1			Verify receive data channel (IC3, IC18,	
			result is unsatisfactory isolate and re-	
			place faulty component.	
	AN/USM-281C		a. Check DATA signal outputs at pins	a. Waveform A.
	TRIG SOURCE:	LEFT	20A and 20B. If outputs are correct,	
	AN/USM 2010		proceed to step 2 below.	h Wayoform P
		1 us	AN/LISM-281C external trigger to	D. Wavelonn B.
	SOURCE:	EXT	pin 11A, and check DATA signal in-	
			put at IC3-2.	
	AN/USM-281C		c. Check DATA signal FIFO at IC33-	c. Waveform C.
	TIME/DIV:	2 μs	22.	
		1.00	d. Check DATA signal at RCV DATA	a. waveform D.
	AN/USM-281C	ι μ5	e. Check DATA signal at IC18-3 and	e. Waveform E.
	VOLTS/DIV:	5V	IC18-4.	
2			Verify receive clock logic (IC18, IC26,	
			IC31, IC33, and IC46) at follows. If any	
			result is unsatisfactory, isolate and re-	
	AN/USM-281C		a. Check CLK signal outputs at pins	a. Waveform F.
	VOLTS/DIV:	1V	17A and 17B. If outputs are correct,	
	TRIG SOURCE:	LEFT	proceed to step 3 below.	
	VOLTS/DIV:	2V	b. Check CLK signal at RCV CLK test	b. Waveform G.
			point TP-5. If CLK signal is correct,	
	TIME/DIV:	.5 μs	e. Check rate multiplier output at	e. Waveform H.
		·	IC26-5.	
	TIME/DIV:	1 μs	d. Check 7-bit counter output at IC31-9.	d. Waveform I.
			e. Check 2-to-1 multiplexer output at	e. Waveform I.
			f Check EIEO CLK input at IC33-16	f Waveform I
	VOLTS/DIV:	5V	g. Check exclusive or gate clock outputs	g. Waveform K.
			at IC18-10 and IC18-11.	0
3			Verify receive MBS speed control logic	
			(IC3, IC13, IC25, IC32, and IC38) as	
			isolate and replace faulty component	
	AN/USM-281C		a. Connect AN/USM-281C external	a. Waveform L.
	VOLTS/DIV:	2V	trigger to pin 11A, and check FIFO	
	TIME/DIV:	5 μs	LOAD CLK at IC25-8.	
	SOURCE:	EXI	h Connect AN/USM 201C ovternal	h Nono
	AN/USM-281C	trigger to pin 9A	b. Connect AWOSM-2010 external	D. None.
	TIME/DIV:	20 μs	c. Check RCV CH CTR input at IC3-8.	a. Waveform M.
	TIME/DIV:	.5 μs	d. Check RCV MBS CLK at IC3-6.	d. Waveform L.
	TIME/DIV:	50 µs	e. Check control flip-flop output at	e. Waveform N.
			IC13-6.	
			and IC32-6	<i>i.</i> waveform N.
4			Verify transmit data channel (IC14, IC29,	
			and IC30) as follows. If any result is	
			unsatisfactory, isolate and replace faulty	
			component.	
			a. Connect Any OSW-201C external trigger to pin 9A	a. NUILE.
	AN/USM-281C		b. Check XMT DATA output at pin	b. Waveform O.
	TIME/DIV:	2 μs	10B. If signal is correct, proceed to	
			step 5 below.	

Step	Control	Setting	Trouble sectionalization check	Normal indication or fig 3-31
			c. Check signal at XMT DATA test	c. Waveform P.
5	TIME/DIV:	1 µs	d. Check FIFO output at IC14-12. Verify XMT CLK IN logic (IC43, IC46, and IC48) as follows. If any result is unsatisfactory, isolate and remove faulty component	d. Waveform Q.
			a. Check signal at XMT CLK IN test point TP-2. If signal is correct, pro- ceed to step 6.	a. Waveform R.
	DIGITAL FUNCTION:	EXT CLK	D. Connect cables between BITE UUR as follows: Test Cable Type BITE Jack UUR Jack	and b. None.
			B (turret) XMT CLK OUT CLK IN B (turret) XMT CLK IN CLK OUT c. Check EXT CLK input at IC48-1. d. Disconnect cables between BITE and	<i>c.</i> Waveform R. <i>d.</i> None.
	CHECKTRAN RESET:	Press for	UUR. e. Check CLK signal at IC48-9.	e. Waveform G.
		test	f. Check 8-bit shift register output at	f. Waveform S.
	AN/USM-281C TIME/DIV:	.5 μs	g. Check 2-to-1 multiplexer output at IC46-9.	g. Waveform H.
6			Verify XMT CLK OUT function (IC16, IC27, IC42, and IC46) as follows. If any result is unsatisfactory, isolate and re- place faulty component	
	AN/USM-281C VOLTS/DIV:	1V	a. Check XMT CLK outputs at pins 16A and 16B. If outputs are correct,	a. Waveform F.
	TIME/DIV: TIME/DIV:	1 μs 5V	 proceed to step 7 below. b. Check exclusive or gate outputs at IC16-3 and IC16-4. 	b. Waveform K.
	TIME/DIV:	2V	c. Check signal at XMT CLK OUT test point TP-3.	c. Waveform R.
	TIME/DIV:	.5 μs	 Check rate multiplier output at IC27-5. 	d. Waveform H.
7	TIME/DIV:	1 μs	e. Check 7-bit counter output at IC42-9. Verify MBS transmit speed control func- tions (IC2, IC3, IC9, IC15, IC32, and IC38) at follows. If any result is un- satisfactory, isolate and replace faulty component.	e. Waveform I.
			a. Connect AN/USM-281C external trigger to pin 9A.	a. None.
	AN/USM-281C TIME/DIV:	5 µs	 b. Check FIFO output CLK at IC9-8. If signal is incorrect proceed with step c below. 	b. Waveform L.
			 c. Check MBS CLK input at IC2-6. d. Connect AN/USM-281C external trigger to pin 11A. 	<i>c.</i> Waveform L. <i>d.</i> None.
	TIME/DIV:	50 µs	e. Check XMT CH CTR input at IC3- 12.	e. Waveform T.
			 f. Check control bus status at IC3-4. g. Check CLK signal at IC15-6. h. Check CLK signal at IC38-8. i. Check CLK signal at IC32-3. 	f. Waveform N. g. Waveform N. h. Waveform N. i. Waveform N.





Figure 3-30. Multirate data module parts location diagram (sheet 1 of 3).



NOTE: 22 A-SIDE AND 22 B-SIDE PIN POSITIONS ON EDGE CONNECTOR. A SIDE FACING, B SIDE OPPOSITE.

Figure 3-30. Multirate data module parts location diagram (sheet 2 of 3).



NOTE: 22 A-SIDE AND 22 B-SIDE PIN POSITIONS ON EDGE CONNECTOR. A SIDE FACING, B SIDE OPPOSITE.

Figure 3-30. Multirate data module parts location diagram (sheet 3 of 3).















FL2XE14E

Figure 3-31. Multirate data module troubleshooting waveforms (sheet 1 of 3.).





















EL2X8148

Figure 3-31. Multirate data module troubleshooting waveforms (sheet 2 of 3).



Figure 3-31. Multirate data module troubleshooting waveforms (sheet 3 of 3).

3-18. Troubleshooting BITE

The following instructions and data are for use in troubleshooting faulty BITE. Refer to figure FO-12 and figure 3-32 for parts location.

a. Tools and Test Equipment.

- (1) TK-100/G.
- (2) TA-855/U.
- (3) AN/USM-281C.
- (4) TS-3329/U.
- (5) CP-772A/U.
- (6) DMM.
- (7) MXTF with the following accessories: Extender board TRW 17191-010 Type A (bantam) test cables (2) Type B (turret) test cables (3) Type G test cable

Type J test cable.

Spare multirate data module.

b. Troubleshooting Preparation and Initial Equipment Setup. Prepare test equipment and faulty BITE module for troubleshooting as follows:

(1) Apply power to CP-772A/U by rotating SAMPLE RATE control 1/2 turn clockwise.

(2) Apply power to AN/USM-281C by pulling POWER switch to on position.

(3) Using extender board, replace BITE in MXTF with UUR.

(4) Set power switch PWR CONT unit in MXTF to ON.

c. Fault Location (Voltage Measurement Circuits). Troubleshoot in accordance with the following procedure to locate malfunctioning areas of BITE voltage measurement function.

Step	Control	Setting	Trouble sectionalization check	Normal indication or fig 3-33
			NOTE The following checks verify the dc voltage measurement circuit (S201 and M201) of BITE. If any result is unsatisfactory, isolate and replace faulty component.	

Step	Control	Setting	Trouble sectionalization check	Normal indication or fig 3-33
1	(<i>UUR</i>) DIGITAL FUNCTION:	CLK RATE 20 kb/s	With DMM, measure and record exact dc input voltages of BITE analog board (left connector) between pin 15A (ground) and each listed pin.	As listed below.
			NOTE	
			These readings are used to verify accuracy of the UUR dc metering circuit, and should be within the voltage range indicated below.	
			Pin	
			14B	-52 ±6V
			7B	-42 ±4V
			6B	-38 ±2V
			2A	-13 ±2V
			9D 1 A	$-13 \pm 2 V$ 7 +1)/
			2B	-7 ±1 V -5 ±0 7\/
			3B	+7 +1\/
			8B	+13 +2V
			3A	+13 ±2V
2	(UUR)		Rotate DC SUPPLY SELECT switch to	
	VF FUNCTION:	DCV	each of its positions and compare indi-	
	DC SUPPLY	as required	cations on UUR meter with voltage re-	
	SELECT:		corded in step 1 above. Any difference	
			between voltages should be within the	
			recorded voltage tolerance listed below:	
			Extender	Pacardad
			Switch connector	voltage
			position pins	tolerance
			-48V 14B	±2.0V
			-42V 7b	±2.OV
			-38V 6B	±2.0V
			-12V PS2 2A	±1.0V
			-12V PS1 9B	±1.0V
			-/V 1A _5V 2P	±0.7 V ±0.5V
			-5V 2D +7V SR	±0.5V +0.7V
			+12V PS1 8B	+1.0V
			+12V PS2 3A	±1.0V
			If indication observed in step 2 above is None.	
			correct, proceed to paragraph 3-18d.	

d. Fault Location (VF Oscillator Circuits). Troubleshoot in accordance with the following procedure to locate faults in the BITE VF oscillator circuits.

Sten	Control	Setting	Trouble sectionalization chart	Normal indication
0.00		Cetting	NOTE The following checks verify the VF oscillator functions (IC2, Q1, S202A, and S202B) of BITE. If any result is unsatisfactory, iso- late and replace faulty component.	
1	<i>UUR</i> DIGITAL FUNCTION:	POWER	Connect type G test cable between VS OSC jack on UUR and INPUT 310 jack on TA-855/U.	None.
	<i>TA-855/U</i> RESPONSE: NOISE WTG: INPUT: RANGE: VF/Nm:	DAMP C-MSG TMS TERM 0 dBm 600 BAL		
2	<i>UUR</i> DIGITAL FUNCTION: TA-855/U POWER:	EXT CLK ON	Set VF FUNCTION and OSC LEV switches on UUR to positions indicated in a through f below and observe TA- 855/U meter indication is normal. If any indication is incorrect proceed to step 6.	See indicators listed below.
			VF FUNCTIONOSC LEVSwitch PositionSwitch Positiona.CHAN LEV XMT0 dBb.CHAN LEV XMT-16 dBc.CHAN LEV RCV0 dBd.LOOP TEST0 dBe.LOOP TEST-16 dBf.COM GAIN XMT0dB	a. 0 ±0.5 dBm b16 ±0.5 dBm c23.5 ±0.5 dBm d 0 ±0.5 dBm e16 ±0.5 dBm f13.5 ±0.5 dBm
3	<i>TA-855/U</i> POWER:	OFF	Remove type G test cable between TA- 855/U and UUR.	None.
4	<i>CP-772/U</i> TIME BASE: FUNCTION:	1S FREQ	Check frequency of VF oscillator as fol- lows: a. Connect type J test cable between VF OSC jack on UUR and AC SIG- NAL INPUT connector on CP- 772/U.	a. None.
			 b. Verify that VF oscillator frequency displayed on CP-722/U is correct. If indicator is incorrect, proceed to step 6. c. Remove type J test cable between 	b. 1020 ±20 Hz.
5	<i>UUR</i> VF FUNCTION:	SELF- TEST	UUR and CP-772/U. Verify VF oscillator self-test function as follows: a. Set METER ATTN switch on UUR to 0 dB and observe SELF TEST FAIL lamp on UUR. If indication is incorrect, proceed to step 6.	a. Lamp is off.

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-33
			 b. Set METR ATTN switch on UUR to -10 dB and verify condition of SELF TEST FAIL lamp on UUR. If indication is correct, proceed to para- graph e below. 	b. Lamp illuminated.
6	<i>AN/USM-281C</i> VOLTS/DIV: (right) TIME/DIV: TRIG: VERT MODE:	1V 2 ms RIGHT RIGHT	Check VF oscillator circuit as follows: <i>a</i> . Observe oscillator output at front of R58 on analog board.	a. Waveform A.
	AC/GND/DC: AN/USM-281C VOLTS/DIV: (right)	DC 2V	 Observe oscillator feedback at junc- tion of CR3 and R60 on left side of analog board. 	b. Waveform B.
<i>e.</i> Troubl to loca	<i>Fault Locatio</i> eshoot in accordar te faults in the BIT	n (VF M nce with the fo E VF meter cir	<i>leter Circuits).</i> Ilowing procedure cuits.	
Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-33
1	<i>TS-3329/U</i> FREQ RANGE: FREQ HZ: FUNCTION: OUTPUT LEVEL: POWER:	X100 10.2 600 -16.5 dBm ON	NOTE The following checks verify VF meter circuits (IC1, IC3, IC4, S202D, S202E, S202F, and S203). If any result is unsatisfactory, isolate and replace faulty compo- nent. Verify VF meter circuit as follows: a. Connect type G test cable between VF METER jack on UUR and OUT- PUT 310 jack on TS-3329/U. b. Set TS-3329/U and UUR controls as listed below and observe meter on UUR for normal indication. If indi- cation is incorrect, proceed to step 4.	a. None. b. See indication listed below.
			TS-3329/UUUR METEROutputMETERLevelUUR VF Position-16.5 dBmCOM GAIN RCV-16.5 dBmCOM GAIN XMT0 dBmLOOP TEST0 dBmLOOP TEST0 dBmCHAN LEV XMT0 dBmCHAN LEV RCV0 dBmCHAN LEV RCV0 dBmCHAN LEV RCV0 dBmCHAN LEV RCV0 dBmCHAN LEV RCV	$\begin{array}{c} 0 \pm 0.4 \text{ dB} \\ 0 \pm 0.4 \text{ dB} \\ 0 \pm 0.4 \text{ dB} \\ -10 \pm 2 \text{ dB} \\ 0 \pm 0.4 \text{ dB} \\ 0 \pm 0.4 \text{ dB} \\ 0 \pm 0.4 \text{ dB} \\ -10 \pm 2 \text{ dB} \end{array}$
2	<i>T</i> S-3329/U POWER:	OFF	Disconnect type G test cable between VF METER jack on UUR and OUTPUT 310 jack on TS-3329/U.	

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-33
3	<i>(UUR)</i> METER ATTN: VF FUNCTION:	0 dB SELF TEST	Check metering circuit using VF oscillator as follows: <i>a.</i> Observe dB meter indication on UUR. If indication is incorrect, proceed to step 4	<i>a.</i> 0 -0.4 dB.
			 b. Observe SELF TEST FAIL lamp on UUR. c. Set METER ATTN switch on UUR to -10 dB and observe SELF TEST FAIL lamp and meter on UUR. If indication is correct, proceed to para- graph f below. 	 b. Lamp off. c. Lamp illuminates and meter indicates -10 ±2 dB.
4	(UUR) METER ATTN: AN/USM-281C VOLTS/DIV: (left) TIME/DIV: TRIG SOURCE: VOLTS/DIV:	0 dB 1V 2 ms LEFT 5V	 Check VF meter circuit waveforms as follows: a. Check amplifier output at IC1-9 on left side of analog board. 	a. Waveform C.
	(left) VOLTS/DIV: (right)	IV	 c. Check amplifier output at IC3-6 on left side of analog board. c. Check amplifier output at IC4-6 on left side of analog board. 	c. Waveform E.

f. Fault Location (VF Signaling). Troubleshoot in accordance with the following to locate faults in the BITE

VF signaling circuits.

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-33
1	<i>(UUR)</i> ON HOOK- OFF HOOK	ON HOOK	Verify signaling output circuit (IC5) as follows. If any result is unsatisfactory, isolate and replace faulty component.	
			 Patch one end of type A test cable into SIG jack on UUR. Use DMM to measure voltage between ring and shield of loose end of cable. 	a. 00.5V.
			CAUTION	
			Do not permit loose end of type A test cable to short -42V OFF- HOOK signal to ground.	
			 b. Set ON HOOK-OFF HOOK switch to OFF HOOK position momentarily, and use DMM to measure off hook voltage between ring and shield of loose end of cable. 	b41 ±3V.
2			Verify signaling input circuit (Q2 and Q3) as follows. If any result is unsatisfac- tory, isolate and replace faulty compo- nent.	
			 At loose end of type A test cable, momentarily short tip to shield and observe OFF HOOK lamp on UUR. 	a. Lamp illuminates.

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-33
			 Measure voltage between tip and shield of loose end of type A test cable. If indication is satisfactory, proceed to paragraph g below. 	b4.5 <u>+</u> 0.5V.

g. Fault Location (Digital Function Clock Circuits). Troubleshoot in accordance with the following procedure to locate faults in the digital function clock circuits.

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-33
1	UUR DIGITAL FUNCTION: AN/USM-281C VOLTS/DIV: (right) TIME/DIV: TRIG SOURCE:	CLK RATE 20 kb/s 2V 20 μs LEFT	 a. Patch one end of type A test cable into XMT CLK OUT jack on UUR. b. Check signal at tip of loose end of type A cable. If indication is incorrect, proceed to step 6. 	a. None. b. Waveform F.
2	<i>UUR</i> DIGITAL FUNCTION: <i>AN/USM-281C</i> TIME/DIV:	CLK RATE 50 kb/s 10 μs	Check signal at tip of loose end of type A test cable. If indication is incorrect, proceed to step 6.	Waveform G.
3	<i>UUR</i> DIGITAL FUNCTION:	CLK RATE 20 kb/s	Connect type J test cable between AC SIG- NAL INPUT connector on CP-722A/U and XMT CLK OUT jack on UUR and observe output frequency. If indication is incorrect, proceed to step 6.	19.693 ±0.5 kHz.
4	UUR DIGITAL FUNCTION:	CLK RATE 50 kb/s	Connect type J test cable between AC SIG- NAL INPUT connector on CP-772A/U and XMT CLK OUT jack on UUR and observe output frequency. If indication is incorrect, proceed to step 6.	50.000 ±0.012 kHz.
5	UUR DIGITAL FUNCTION:	EXT CLK	 Verify acceptance by UUR of external clock as follows: a. Install spare multirate data module strapped for 64 kb/s (table 3-4) in channel 1 position on MXTF. b. Connect type B (turret) test cable between XMT CLK OUT jack on multirate data module and XMT 	a. None. b. None.
		CLK IN jack on UUR. c. Connect type J test cable between AC SIGNAL INPUT connector on CP- 772A/U and XMT CLK OUT jack on UUR and observe frequency. If indi- cation is incorrect, proceed to step 6. If indication is satisfactory, proceed to paragraph h below.	 C. Connect type J test cable between AC SIGNAL INPUT connector on CP- 772A/U and XMT CLK OUT jack on UUR and observe frequency. If indi- cation is incorrect, proceed to step 6. If indication is satisfactory, proceed to paragraph h below. 	<i>c</i> . 64 ±0.001 kHz.

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-33
6	<i>MXTF (UUR)</i> DIGITAL FUNCTION:	CLK RATE 50 kb/s	Verify clock input circuits (IC101, IC102, and IC104), divide by circuits (IC106, IC107, IC108, IC109, IC110, IC111, IC112, and IC113), and output circuits (IC118, IC120, and IC124). If any result is unsatisfactory, isolate and replace	
	<i>AN/USM-281</i> TIME/DIV:	.2 μs	a. Check 4.096 MHz CLK input at IC102-11 (waveform inverted), IC106-6, IC107-2, IC108-2, IC109-2, IC110-2, IC112-3, and IC113-2 on digital board.	a. Waveform H.
	TIME/DIV:	1 μs	 b. Check first ÷9 circuit output at IC107-12 on digital board. 	b. Waveform I.
	TIME/DIV:	10 µs	c. Check second ÷ 9 circuit output at IC109-12 on digital board.	c. Waveform J.
	TIME/DIV:	.1 ms	 Check ÷13 counter output at IC113- 15 on digital board. 	d. Waveform K,
	TIME/DIV:	10 μs	 Check 50-kHz clock rate at IC111- 3, IC104-6, and IC118-8 on digital board. 	e. Waveform L. (typical 50-kHz clock).
			f. Check 50-kHz output at IC120-11 on digital board.	f. Waveform M.
			 Check driver output at IC124-4 on digital board. 	g. Waveform M.
	TIME/DIV:	1 μs	h. Check the 32n-kHz output of the ÷ 13 circuit at IC108-11.	h. Waveform N.
	TIME/DIV:	20 µs	<i>i</i> . Check the 20-kHz output on the ÷ 16 circuit at IC110-11.	<i>i</i> . Waveform O.

h. Fault Location (Test Data Transmit and Receive Circuits). Troubleshoot in accordance with the following

to locate faults in the test data transmit and receive circuits.

						Normal indication
Step	Control	Setting	Т	rouble section	alization chart	or fig 3-33
1	<i>UUR</i> DIGITAL FUNCTION:	EXT CLK	Verify data tra as follows:	ansmit and recei	ve function	
			 Connect test cables between multirate data module and UUR as follows: 			a. None.
			Test Cable		Multirate Data Module	
			Type	UUR Jack	Jack	
			B (turret)	RCV CLK IN	XMT CLK IN	
			B (turret)	RCV DATA IN	XMT DATA	
			B (turret)	XMT CLK IN	XMT CLK OUT	
			A (bantam)	XMT CLK OUT	XMT CLK IN	
			A (bantam)	XMT DATA OUT	XMT DATA IN	
			b. Observ	e SYNC, RCV (CLK LOSS,	 b. SYNC lamp illuminated
			BIT ER	ROR, and BER	> 10 ⁻² lamps	and RCV CLK LOSS, BIT
			on UUI tory, pr is corre circuits	R. If indication i oceed to step 2 ect, data transmi a are good.	s unsatisfac- . If indication it and receive	ERROR, BER > 10 ⁻² lamps are off.

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-33
2	<i>AN/USM-281C</i> VOLTS/DIV: (left) TIME/DIV: SOURCE:	2V 50 μs EXT	Connect AN/USM-281C external trigger to XMT SYNC jack on UUR, and verify data transmit and receive (IC105, IC125, IC126, IC129, and IC136) circuit as fol- lows. If any result is unsatisfactory, isolate and replace faulty component	
			a. Check 8-bit feedback register output at IC114-13 on digital board.	a. Waveform P.
			 Check 3-bit feedback register output at IC115-5 on digital board. 	b. Waveform Q.
			 c. Check XMT DATA output at IC119- 10 on digital board. 	c. Waveform R.
			 Check MXT DATA driver outputs at IC120-6 and IC121-4 on digital board. 	d. Waveform S.
			 Check RCV DATA driver output at IC102-5 on digital board. 	e. Waveform Q.
			f. Check RCV DATA output of selec- tion gate at IC105-8.	f. Waveform R.
			g. Check RCV DATA output at IC136- 8.	g. Waveform R.
			 Check 8-bit register output at IC125-13. 	h. Waveform T.
			<i>i</i> . Check 3-bit register output at IC126-	<i>i</i> . Waveform U.
	<i>AN/USM-281C</i> TIME/DIV: TRIG SOURCE:	10 μs RIGHT	 Momentarily disconnect type B test cable from XMT CLK OUT jack on multirate data module and observe error pulses at IC129-2 on digital board. 	<i>j</i> . Waveform V.

3-19. Troubleshooting Power Supply Group

The power control units (ac and dc) and the EMI units do not require specialized troubleshooting procedures. This paragraph contains troubleshooting procedures for the dc converter, PWR SPLY unit monitor and alarm board, and the TRF unit. Refer to figures FO-13 and FO-14, and to figure 3-35 for parts locations.

WARNING

Do not attempt to remove any part of the power supply group without first disconnecting external power from the multiplexer set. Hazardous voltages will be exposed while troubleshooting the PWR SPLY unit. Avoid voltage contact.

NOTE

Instructions to verify voltage in the following paragraphs mean to read the voltage on the VOLTS display on the PMTF. Instruction to make continuity checks means to use AN/USM-223.

- a. Tools and Test Equipment.
 - (1) TK-100/G.

- (2) AN/USM-281C.
- (3) DMM.

- (4) PMTF with the following accessories: TRF adapter cable Extender board TRW 17330-010 External leads for voltage measurements Type K test cable.
- (5) AN/USM-223.

b. Initial Setup. Prepare test equipment and faulty power supply module for troubleshooting as follows:

(1) Set PMTF controls as follows:

Switch	Position
POWER	OFF
LOADS (all)	MIN
OUTPUT SELECT	-48
MODULE TEST	MOD INPUT INT

(2) Using extender board, install faulty PWR SPLY module into receptacle of PMTF.

(3) Connect type K test cable between SCOPE SYNC and SYNC jacks PMTF and MAIN TRIG IN jack on AN/USM-281C (black cable tip goes to SYNC jack).

(4) Install MXTF test leads in EXTERNAL

VOLT jacks on PMTF (purple jack is common lead).

(5) Set test equipment switches as follows:

Unit	Switch	Position
AN/USM-281C	POWER	ON
	AC/GND/DC	AC

Unit Switch Position PMTF POWER ON TRF INPUT LINE 120 ADJUST

(6) On PMTF, adjust INTERNAL -48V ADJ control to obtain -48 $\pm 0.1V$ indication on VOLTS DC display.



FRONT PANEL (REAR VIEW)

EL2X8148

Figure 3-32. BITE parts location diagram (sheet 1 of 4).







Figure 3-32. BITE parts location diagram (sheet 3 of 4).

3-175



Figure 3-32. BITE parts location diagram (sheet 4 of 4).







VOLTS/DIV 0.5 TIME/DIV 0.2 MSEC

,







Figure 3-33. BITE troubleshooting waveforms (sheet 1 of 3).







WAVEFORM L









EL2X8153

Figure 3-33. BITE troubleshooting waveforms (sheet 2 of 3).





ELOPENES

Figure 3-33. BITE troubleshooting waveforms (sheet 3 of 3).

c. Fault Location (Dc Converter Board). Troubleshoot in accordance with the following procedure to locate malfunctions in the de corverter circuits in the UUR.

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-34
1	<i>AN/USM-281C</i> VOLTS/DIV: TIME/DIV:	20V 20 μs	Check signal at collector case of Q3 on dc converter card.	Waveform A.
2 3			Check signal at collector case of Q12. Verify T6 voltage outputs. If any voltage is unsatisfactory, isolate and replace faulty component.	Waveform B.
	PMTF OUTPUT SELECT	-42	 a. Verify voltage (PMTF internally connected to pins P2-12B and P1- 21B) 	<i>a</i> 39 to -44 Vdc,.
	SELECT.	-7	 b. Verify voltage (PMTF internally connected to pins P2-10B and P1- 21B) 	<i>b</i> 6.5 to -7.5 Vdc.
		+7	 Verify voltage (PMTF internally connected to pins P2-6B and pins P1-2B). 	<i>c.</i> +6 5 to +7.5 Vdc

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-34
4	<i>PMTF</i> OUTPUT SELECT:	EXT	Using EXTERNAL VOLT leads, check de voltages at IC7-6, and at IC7-7 with common lead connected to + (lower) end of C27.	(IC7-6) 4.5 to 5 Vdc, (IC7-7 4.5 to 5 Vdc.
5	PMTF OUTPUT	+15	 Verify T3 voltage outputs. If any voltage is unsatisfactory, isolate and replace faulty component. a. Verify voltage (PMTF internally connected to pins P1-6B and P1-21B) 	<i>a</i> . +13 to +17 Vdc.
	OLLEOT.	+12(2)	 b. Verify voltage (PMTF internally connected to pins P1-5B and P1- 21B) 	<i>b</i> . +11 to +13 Vdc.
		-15	 c. Verify voltage (PMTF internally connected to CR10 anode and P1- 21B) 	<i>c</i> 13 to -17 Vdc.
		-12(2)	 d. Verify voltage (PMTF internally connected to pins P1-2B and P1-21B) 	<i>d</i> 11 to -13 Vdc.
		-5(2)	 e. Verify voltage (PMTF internally connected to pins P1-8B and P1-21B). 	e4.5 to -5.5 Vdc.
6	PMTF OUTPUT SELECT:	EXT	Using EXTERNAL VOLT leads, check de voltages at IC7-1 and at IC7-2 with common lead connected to C27 + (lower end).	(IC7-1) -4.5 to -5.2 Vdc. (IC7-2) -4.5 to -5.2 Vdc.
7			Using EXTERNAL VOLT leads, measure voltage between IC1-14 and IC1-7. Use IC1-7 as common.	-4.5 to -5.5 Vdc.
8			Verify clock logic (IC1, IC2, IC3, IC9, and Q11). If any result is unsatisfactory, isolate and replace faulty component	None.
	AN/USM-281C VOLTS/DIV: TIME/DIV:	2V 20.us	a. Check sync signal at upper end of R81.	a. Waveform C.
		20 μ5	 b. Check signal at IC9-8 and IC2-2. c. Check CLK signal at IC1-13 and IC1-6. 	<i>b</i> . Waveforms D and E. <i>c</i> . Waveforms E and F.
	<i>AN/USM-281C</i> VOLTS/DIV:	5V	d. Check signal at collector (case) of Q11.	d. Waveform G.
9			Verify drive functions (IC3, IC7, IC8, and Q4). If any result is unsatisfactory, iso- late and replace faulty component.	None.
	AN/USM-281C VOLTS/DIV: VOLTS/DIV: VOLTS/DIV: VOLTS/DIV: VOLTS/DIV: VOLTS/DIV: VOLTS/DIV:	.5V 5V 1V 5V 1V 5V 5V	 a. Check at IC7-12. b. Check signal at R46 (bottom end). c. Check signal at IC7-10. d. Check signal at R36 (bottom side). e. Check signal at IC3-8. f. Check signal at IC1-4 (CR36 anode). g. Check signal at collector of Q4 (T2 torminal 20). 	a. Waveform H. b. Waveform L c. Waveform J. d. Waveform I. e. Waveform K. f. Waveform L g. Waveform M.







WAVEFORM C







VOLTS/DIV 2 TIME/DIV 20 USEC



VOLTS/DIV 2 TIME/DIV 20 USEC

















Figure 3-34. PWR SPLY dc converter troubleshooting waveforms (sheet 1 of 2).





EL2X8158



d. Fault Location (Monitor and Alarm Circuits). Troubleshoot in accordance with the following procedure

to locate malfunctions in the PWR SPLY monitor and alarm circuits.

Step	Control	Setting	Trouble sectionalization chart	Normal indication
1	PMTF FAULT SIMULA- TION LSOUT:	FAULT	Verify loss-of-output functions (IC3, IC4, and IC7 through IC10; relays K1, K8, and K9; and transistors Q8 and Q17 through Q20) as follows. If any result is unsatisfactory, isolate and replace faulty component.	
			NOTE The following loss-of-output trou- bleshooting also covers all other monitor and alarm circuits that are common with the loss-of-out- put circuit. a. On front panel of UUR, observe C.G.A. lamp. b. Using EXTERNAL VOLT leads, measure voltage states at following	a. Lamp illuminated.

Step	Control	Setting	Trouble sectionalization chart	Normal indication
			 points (common lead connected to C17 positive side). (1) IC3-4. (2) IC9-8. (3) IC8-6. (4) IC8-8. (5) IC4-10. (6) IC4-2. (7) Q18 collector. c. Check condition of K1 on PMTF front-panel test points. d. Measure voltage states at following 	 (1) LO. (2) HI. (3) LO. (4) HI. (5) LO. (6) -3.0 to -4.4 Vdc. (7) LO. c. Continuity between C and NO.
			points: (1) QS collector. (2) IC3-2. e. Check condition of K8 at PMTF test points. f. Measure voltage status at the follow- ing points:	(1) LO.(2) -3.0 to -4.4 Vdc.e. Continuity between C and NO.
			 (1) Q17 collector. (2) IC4-6. (3) IC4-10. g. Check condition of K9 at PMTF front-panel test points. 	 (1) LO. (2) -3.0 to -4.4 Vdc. (3) LO. g. Continuity between C and NO (delay after power application).
			 h. Measure voltage states at following points: (1) Q21 collector. application). (2) IC7-14. application). (3) IC10-2 	(1) LO (delay after power(2) HI (delay after power(3) HI (at slow rate)
			 i. Check condition of CGA bus by meas. uring voltage states at the following points: (1) Output pin P1-3A. (2) IC10-10. (3) Q20 collector. (4) Q19 collector. 	(0) HI (at slow fate). (1) HI. (2) -3.0 to -4.4 Vdc. (3) LO. (4) HI.
2	<i>PMTF</i> FAULT SIMULA- TION LSOUT: FAULT SIMULA- TION FLTBUS:	NORMAL FAULT	 Verify fault alarm functions (IC3, IC4, K2, Q9 and Q10) as follows. If any result is unsatisfactory, isolate and replace faulty component. a. Observe FAULT LAMP on front panel of UUR. b. Measure voltage states at the following points: (1) Q10 collector. (2) IC3-10. c. Check condition of K2 at PMTF test points. d. Measure voltage states at following locations: 	 a. Lamp illuminated. (1) LO. (2) -3.0 to -4.4 Vdc. c. Continuity between C and NO.
3	<i>PMTF</i> FAULT SIMULA- TION FLTBUS: FAULT SIMULA- TION LSIN:	NORMAL FAULT	 (1) Q9 collector. (2) IC3-6. Verify loss-of-input functions (IC3, IC5, IC8, IC10, K3, and Q11) as follows. If result of any check is unsatisfactory, isolate and replace faulty component. a. On UUR front panel, observe C.G.A. lamp. 	(1) LO.(2) -3.0 to -4.4 Vdc.a. Lamp illuminated.

Step	Control	Setting	Trouble sectionalization chart	Normal indication
			 b. Check condition of K3 at test points on PMTF front panel. c. Measure voltage states at the follow- ing points: 	 b. Continuity between NO and C.
			 (1) Q11 collector. (2) IC3-12. d. Check condition of OGA bus by measuring voltage states at the following points: 	(1) LO. (2) -3.0 to -4.4 Vdc.
			(1) Pin P1-1A (upper connector).(2) IC8-3.(3) IC5-2.	(1) HI. (2) HI. (3) LO.
4	<i>PMTF</i> FAULT SIMULA- TION LSIN: FAULT SIMULA-	NORMAL	Verify loop functions (IC4, IC5, K4, Q12, and Q13) as follows. If any result is un- satisfactory, isolate and replace faulty component.	
	TION LOCLP:	FAULT	 a. Observe LOCAL LOOP and C.G.A. lamps on UUR front panel. b. Measure voltage states at the follow- ing points: 	a. Lamps illuminated.
			 (1) Q13 collector. (2) IC5-8. (3) IC5-6. 	(1) LO. (2) -3.0 to -4.4 Vdc. (3) LO.
			 Check condition of K4 at PMTF front-panel test points. Measure voltage states at following points: 	c. Continuity between C and NO.
			 (1) Q12 collector. (2) IC5-4. e. Check all-is output by measuring voltage state at IC4-12. 	(1) LO. (2) -3.0 to -4.4 Vdc. e. HI.
5	<i>PMTF</i> FAULT SIMULA- TION LOCLP: FAULT SIMULA-	NORMAL	Verify remote loop alarm functions (IC5, IC6, K5, Q14, and Q15) as follows. If any result is unsatisfactory, isolate and replace faulty component.	
	TION REMLP:	FAULT	 a. On UUR, observe REMOTE LOOP and C.G.A. lamps. b. Measure voltage states at following points: 	a. Lamps illuminated.
			 (1) Q14 collector. (2) IC5-10. (3) IC5-12. (3) C5-12. 	(1) LO. (2) -3.0 to -4.4 Vdc. (3) LO.
			 d. Measure voltage states at following points: (1) 015 - 11 - 11 	NO.
6			(1) Q15 collector. (2) IC6-2. Verify loss-of-frame functions (IC6, IC7,	(1) LO. (2) -3.0 to -4.4 Vdc.
	TION REMLP: FAULT SIMULA- TION LSFR:	NORMAL FAULT	any result is unsatisfactory, isolate and replace faulty component. a. On UUR, observe C.G.A. lamp.	a. Lamp illuminated.
			 b. Measure voltage states at the follow- ing points: (1) Output pin P1-1A (upper con- poster) 	(1) HI.
			(2) IC6-6.	(2) LO.
			(3) IC6-8. (4) IC10-4.	(3) HI. (4) HI.
			(5) IC10-8. (6) IC7-1	(5) HI. (6) L O
			(7) IC8-3.	(7) HI.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98	8-2
---	-----

Step	Control	Setting	Trouble sectionalization chart	Normal indication
			 c. Measure condition of K6 at PMTF front-panel test points. d. Measure voltage states at the following points: (1) Q16 collector. (2) IC6-4. 	 c. Continuity between C and NO. (1) LO. (2) -3.0 to -4.4 Vdc.
7	PMTF FAULT SIMULA- TION LSFR: FAULT SIMULA- TION REMAL:	NORMAL FAULT	 Verify remote alarm functions (IC4, IC6, IC7, IC10, and Q22) as follows. If any result is unsatisfactory, isolate and replace faulty component. a. On UUR, observe REMOTE ALARM and C.G.A. lamps. b. Measure voltage states at the follow-increase interval 	a. Lamps illuminated.
			ing points: (1) IC6-10. (2) IC6-12. (3) IC10-6. (4) IC7-2. (5) IC4-4. (6) Q22 collector.	 (1) LO. (2) HI. (3) HI. (4) LO. (5) -3.0 to -4.4 Vdc after delay. (6) LO.

WARNING

Hazardous voltages will be exposed while troubleshooting PWR SPLY units. Take care at all times to avoid contact with open electrical circuits. Do not attempt to perform any maintenance on the TRF unit unless the large capacitor is carefully discharged.

e. Fault Location (TRF Unit). The TRF unit does not require specialized troubleshooting procedures. To determine the probable cause of a TRF failure, test the faulty unit in accordance with paragraph 3-40; then analyze the test results as follows:

Test Failure Symptom	Probable Cause
No (zero) voltage outputs. Low voltage outputs, ripple is acceptable.	T1 secondary or L1 open. One T1 primary section open, or section(s) of CRs faulty.
Voltage outputs OK, but ripple is excessive.	C1 or R9 faulty (loss of capacitance or increased resistance).

Test Failure Symptom

Voltage outputs low and
ripple excessive.C1 or R9 faulty (leaky
capacitor or decreased
resistance).Voltage and ripple OK, but
current outputs are low.CR1 faulty or T1 windings
shorted.

Probable Cause

3-20. Troubleshooting Rear Assembly

Troubleshooting procedures for the rear assembly of a multiplexer set consist of a visual inspection and point-to-point continuity checks.

a. Visual Checks. Visual inspection should concentrate on front (module) and rear (cable) connections. The connectors should be inspected closely for any evidence of corrosion or damage such as arcing or bent pins.

b. Continuity Checks. Continuity checks should be made with an AN/USM-233. The data for such checks is contained in the wire list in appendix B.



AC PWR CONT UNIT

EL2XBI57

Figure 3-35. Power supply group parts location diagram (sheet 1 of 19).



DC PWR CONT UNIT

EL2X8158

Figure 3-35. Power supply group parts location diagram (sheet 2 of 19).



Figure 3-35. Power supply group parts location diagram (sheet 3 of 19).



PWR SPLY UNIT

EL2K8160

Figure 3-35. Power supply group parts location diagram (sheet 4 of 19).


Figure 3-35. Power supply group parts location diagram (sheet 5 of 19).

3-190



Figure 3-35. Power supply group parts location diagram (sheet 6 of 19).



Figure 3-35. Power supply group parts location diagram (sheet 7 of 19).



Figure 3-35. Power supply group parts location diagram (sheet 8 of 19) PMA02, PMA08, PMA10, and PMA12.



Figure 3-35. Power supply group parts location diagram (sheet 9 of 19) PMA02, PMA08, PMA10, and PMA12.



Figure 3-35. Power supply group parts location diagram (sheet 10 of 19) PMA04 and PMA06.



Figure 3-45. Power supply group parts location diagram (sheet 11 of 19) PMA04 and PMA05.



Figure 3-35. Power supply group parts location diagram (sheet 12 of 19) PMA14.



Figure 3-35. Power supply group parts location diagram (sheet 13 of 19) PMA14.







Figure 3-35. Power supply group parts location diagram (sheet 14 of 19).





Figure 3-35. Power supply group parts location diagram (sheet 15 of 19).



DC EMI UNIT

EL2X8172

Figure 3-35. Power supply group parts location diagram (sheet 16 of 19) DCE02.





EL2X8173

Figure 3-45. Power supply group parts location diagram (sheet 17 of 19) DCE04.





EL2XB174

Figure 3-45. Power supply group parts location diagram (sheet 18 of 19) ACE02.



AC EMI UNIT

EL2XB175

Figure 3-35. Power supply group parts location diagram (sheet 19 of 19) ACE04.

Section IV. MAINTENANCE

WARNING

Hazardous voltage will be exposed when the BITE module or the rear assembly is removed. Do not start removal procedures without first disconnecting the external power cord ant' all cables (for rear assembly).

WARNING

To be usable for cleaning, compressed air sources must limit the nozzle pressure to no more than 29 pounds per square inch gage (PSIG). Goggles must be worn at all times while cleaning with compressed air.

3-21. General

This section contains instructions and data for use in repair of faulty (repairable) modules and units of the multiplexer set. The instructions cover disassembly and reassembly, repair and replacement of modules and components, and replacement of components.

3-22. Disassembly/Reassembly of BITE

a. *Disassembly*. Refer to figure 3-36 and disassemble BITE in accordance with the following procedure:

(1) Remove four screws, nuts, flatwashers, and lockwashers securing analog circuit board to front panel.

(2) Remove three screws, nuts, flatwashers, and lockwashers securing spacers to digital circuit board.

(3) Disconnect and tag wires necessary to remove analog circuit board.

(4) Remove spacers from analog circuit board.

(5) Remove analog circuit board.

(6) Remove four screws, flatwashers, and lockwashers securing digital circuit board to brackets.

(7) Disconnect and tag wires necessary to remove digital circuit board.

(8) Remove digital circuit board.

(9) Loosen two nuts holding meter M201 screws; back screws away from front panel.

(10) Remove two screws, nuts, and meter brackets.

(11) Disconnect and tag wires to meter.

(12) Remove meter.

(13) Remove other front-panel panel controls and indicators as necessary. Tag all wires that are disconnected.

b. Reassembly of BITE. Refer to figure 3-32 for identity (reference designations) of front panel controls and indicators, figure FO-12 for wire connections, and figure 3-36 for exploded view of BITE. Following reassembly, verify performance of BITE in accordance with paragraph 3-38. Reassemble the BITE in accordance with the following procedure:

(1) Connect wires between digital circuit board and panel, matching tags.

(2) Secure dgital circuit board to brackets, replacing screws, flatwashers and lockwashers.

(3) Connect wires between analog circuit board and panel, matching tags.

(4) Secure analog circuit board to front panel, replacing four screws, flatwashers and lockwashers.

(5) Attach spacers between digital circuit board and analog circuit board.

3-23. Disassembly/Reassembly of PWR SPLY Group

a. Disassembly. Disassemble the PWR SPLY group in accordance with the following procedure:

(1) Remove six screws, flatwashers, and lockwashers securing monitor and alarm board to dc converter board.

(2) Remove two screws, flatwashers, lockwashers and spacers securing outer end of monitor and alarm board to dc converter board.

(3) Remove monitor and alarm board.

(4) Remove screw, flatwasher, lockwasher, and nut securing dc converter board to front panel bracket.

(5) Remove dc converter board.

b. Reassembly of Power Supply Groups. Following reassembly of the power supply group, verify performance of the UUR in accordance with (paragraph 3-39). Reassembly procedure is as follows:

(1) Secure dc converter board to front panel bracket with screw, flatwasher, lockwasher and nut.

(2) Secure monitor and alarm board to dc converter board, using six screws, flatwashers and lockwashers.



Figure 3-36. BITE assembly exploded view.

3-24. Disassembly/Reassembly of Multiplex Set Cabinet

For repair purposes at the general support level, the multiplexer set cabinet consists of a front cover, a card cage, and a rear assembly. The latter consists of a frame (backplane) on which module edge connectors are mounted, a rear cover on which the external connectors of the multiplexer are mounted and the wire harness for the set.

a. *Disassembly/Reassembly of Front Cover* (fig. 3-37). The plastic windows for the PWR SPLY alarm lamps, the LAMP TEST button assembly, and the captive thumbscrew can be removed.

(1) Replace plastic windows if they are broken or chipped. Each is held in place with a single retainer.

(2) The LAMP TEST button assembly should never require replacement, but if it does, it is held in place by one nut.

(3) If the captive thumbscrew becomes bent, it should be straightened if possible. If it breaks, it can be replaced by forcing its retainer from the door.

b. *Disassembly/Reassembly* of Card Cage (fig. 3-37). The card cage can be disassembled/reassembled to the riveted level.

(1) The four cabinet handle installations are identical. Each is held in place by two screws. Bent handles should be straightened. Broken handles, or handles with stripped or cross threads should be replaced. Secure handles are safety necessities.

(2) The four cabinet mounting bracket installations are identical. Each is secured with three screws and lockwashers. All screws must be in place and properly tightened to ensure a safe installation.

(3) The upper and lower cabinet screen installations are identical. Each is secured with 31 screws and lockwashers. Bent screens should be straightened. If they break, they should be replaced. Sound screens with all screws in place are important in controlling EMI.

(4) Cabinet shelves (card guides) and upper, lower, and side panels are riveted together and are not replaceable during cabinet repair. If any panel or shelf is bent, it should be straightened. If it cracks, the cabinet should be replaced.

c. Removal of Rear Assembly. The rear assembly can be removed as a single unit (fig. 3-38).

(1) Remove ten upper/lower attach screws securing rear cover to cabinet.

(2) Remove five side attach screws on each side of cabinet securing angles riveted to the rear cover.

(3) Remove twelve screws securing backplane to module shelf of card cage (access from front of cabinet) and slide rear assembly out of card cage.

d. Replacement of Rear Assembly. To replace the rear assembly in the cabinet:

(1) Place rear assembly into cabinet and secure with ten upper/lower attach screws on rear cover.

(2) Fasten five side attach screws securing riveted angles of rear cover to cabinet.

(3) Fasten backplane of rear assembly to module shelf of card cage with 12 screws (access from front of cabinet).

e. Disassembly of Rear Assembly. After the rear assembly has been detached from the cabinet, it can be disassembled (fig. 3-39).

(1) Remove four screws and lockwashers securing backplane to spacers.

(2) Remove six screws, lockwashers, and spacers securing three angles to backplane.

(3) Remove angles.

(4) Remove four screws and lockwashers securing two standoffs and two spacers to rear cover.

(5) Remove rear cover.

f. Reassembly of Rear Assembly. To reassemble the rear assembly, perform the following procedure (fig. 3-39).

(1) Attach rear cover to two standoffs and two spacers using four screws and lockwashers.

(2) Secure angles to backplane using six screws, lockwashers and spacers.

(3) Secure backplane to spacers using four screws and lockwashers.

(4) Verify performance of rear assembly in accordance with paragraph 3-42.

3-25. Repair and Replacement

The following subparagraphs cover standard and special replacement of components and general repair information. Special replacement procedures cover replacement of special components the values of which must be individually selected in test (SIT).

a. Removal of Components on Printed Circuit Boards. Components such as resistors and capacitors may be removed from printed circuit boards in accordance with the following procedure.

(1) Remove conformal coating from area of the component to be replaced by heating area with a heat gun.



Figure 3-37. Multiplexer set cabinet, exploded view.



EL2X8178

Figure 3-38. Removal/replacement of rear assembly.



EL2XB179

Figure 3-39. Rear assembly, exploded view.

(2) When conformal coating has softened, use an orange stick or other blunt instrument to scrape coating away from component.

(3) Clean conformal coating from pads on rear of board per paragraph 3-25a (1) and (2) above.

(4) Remove solder from plated-through holes using a vacuum solder removal system or a wicking method.

(5) Remove the component to be replaced.

(6) If the component cannot be removed after the above steps have been performed, repeat 3-25a (1) through (4) above.

b. *Replacement of Multilead Components*. Multilead components should be replaced in accordance with the following procedure.

(1) Clean conformal coating from area of component to be replaced per a(1) through (3) above.

(2) Remove solder from all plated-through holes associated with component being removed.

CAUTION

All solder must be removed from plated-through holes and leads must be free of plating. If this is not done, the plating will separate from the board material and will be removed along with the component.

(3) Remove dual in-line integrated circuits and resistor arrays by cutting the leads as close to the component body as possible.

(4) Use a heat gun to soften the conformal coating.

(5) Using an orange stock or other blunt tool, lift the component away from the board.

(6) Heat the leads from the back of the board and remove them with a pair of pliers.

(7) Form leads of new part to conform with circuit board hole pattern.

(8) Install new part into board.

(9) Solder all leads.

CAUTION

Heat sinks should be used on heat sensitive parts such as integrated circuits, transistors and diodes.

WARNING

Adequate ventilation should be provided while using trichlorotrifluoroethane, Prolonged breathing of vapor should be avoided. The solvent should not be near heat or open flame. Since trichlorotrifluoroethane dissolves natural oils, prolonged contact with skin should be avoided. When necessary, use gloves which solvent cannot penetrate. If the solvent is taken internally, consult a physician immediately.

c. Application of Conformal Coating. After a component is replaced, the conformal coating must be restored to the board (per MIL-STD-275) by the following procedure:

(1) Clean the area to be recoated of all foreign matter with trichlorotrifluoroethane.

(2) Prepare conformal coating material in accordance with manufacturers instructions.

CAUTION Mix conformal coating material in a

well-ventilated area.

(3) Apply coating material to board with a small brush.

(4) Use a heat gun to cause coating material to flow under the component and form a fillet.

(5) Apply more coating material as required to fill any voids or air bubbles.

(6) Allow board to air cure until conformal coating has cured. If a curing oven is available, coating may be oven-cured. A sample of coating material should be allowed to cure as an indicator of coating quality.

(7) After one side has fully cured, repeat

(1) through (6) above for the back of the printed circuit board.

d. Repair of Damaged Circuit-Boards. Damaged circuit boards should be repaired in accordance with the following procedure:

(1) Broken conductors may be bridged with bare tinned copper wire if the distance to be bridged does not exceed 3/8 inch.

(2) If the break exceeds a/8 inch, use insulated wire or bare-tinned wire with an insulated sleeve.

(3) If the length of the wire used is greater than 1/2 inch, use epoxy resin to attach it to the board.

(4) Reattach lifted pads by removing all traces of flux and other foreign matter with trichlorotrifluoroethane.

(5) Reattach lifted pad by using epoxy resin. Do not allow epoxy resin to come in contact with the top side of the pad.

e. Replacement of Select-In-Test (SIT) Resistors. The BITE unit contains resistors whose original values were individually selected by testing. These select-intest resistors are identified in the detailed schematics by the letters SIT. If they must be replaced, the new resistor should

have the same resistance, wattage and tolerance as printed on the original. However, SIT resistors may also require replacement because of other circuit value changes. In this event, determine new SIT values in accordance with the following instructions.

(1) *BITE SIT resistor R29*. To replace R29 on BITE analog board TRW 17165-010, perform the following steps:

(a) If original R29 is known to be faulty, replace it with a trial resistor of a like value. If the printed value of the faulty resistor cannot be read, use a trial resistor of 210 kilohms, I/8 watt, 1%, metal film.

(b) Install faulty BITE module into MXTF using extender board TRW 17300-010.

(c) Connect test lead between VF OSC jack on BITE and AC SIGNAL INPUT on CP-772A/U.

(d) Set CP-772A/U controls as follows:

Switch	Position
SENSITIVITY	2
TIME BASE	1S
FUNCTION	FREQUENCY
SAMPLE RATE	% turn clockwise.

(e) Set power switch on PWR CONT unit in MXTF to ON, and set BITE switches as follows:

Switch	Setting
VF FUNCTION	LOOP TEST
OSC LEVEL	0 DB
DIGITAL FUNCTION	CLK RATE 20 Kb/S/

(f) If CP-772A/U indicates a frequency of less than 1000 Hz, replace trial resistor with resistor having 5 kilohms of increased resistance, and proceed to (h) below.

(g) If CP-772A/U indicates a frequency of more than 1040 Hz, replace trial resistor with resistor having 5 kilohms less resistance, and proceed to (h) below.

(*h*) Repeat (f) and (g) above until CP-772A/U indicates a frequency of 1020 +20 Hz, which indicates that value of R29 is satisfactory.

(2) *BITE SIT resistor R56*. To replace R56 of BITE analog board TRW 17165/010, perform the following steps:

(a) If original R56 is known to be faulty, replace it with a trial resistor of like value. If the printed value of the faulty resistor cannot be read, use a trial resistor of 46.4 kilohms, Y8 watt, 1%, metal film.

(b) Install faulty BITE module into MXTF using extender board TRW 17300-010.

(c) Connect type G test cable between VF

OSC jack on BITE and INPUT 310 jack on TA-855/U.

(d) Set TA-855/U switches as follows:

Switch	Position
RESPONSE	DAMP
NOISE WTG	C-MSG
INPUT TMS	TERM
RANGE	0 dBm
FUNCTION	600 BAL
POWER	ON

(e) Set MXTF controls as follows:

Unit	Switch	Position
BITE	VF FUNCTION	LOOP TEST
BITE	OSC LEVEL	0 DB
BITE	DIGITAL FUNCTION	CLK RATE 20 Kb/S.
PWR		
CONT	Power	ON

(f) If TA-855/U indicates a reading of less than -0.1 dBm, replace trial resistor with new resistor having 1 kilohm of increased resistance, and proceed to (lt) below.

(g) If TA-855/U indicates a reading of more than +0.2 dBm, replace trial resistor with resistor having 1 kilohm less resistance, and proceed to (h) below.

(h) If TA-855/U indicates a reading of 0 \pm 0.1 dBm, value of R56 is satisfactory.

(3) BITE SIT resistor R34. To replace resistor R34 on BITE analog board TRW 17165-010, perform the following steps:

(a) If R34 is known to be faulty, replace it with trial resistor of like value. If the printed value of the faulty resistor cannot be read, use a trial resistor of 732 kilohms, V8 watt, 1% metal film.

(b) Install faulty BITE module into MXTF using extender board TRW 17300-010.

(c) Connect type A test cable between VF OSC and VF METER jacks on BITE.

(d) Set MXTF controls as follows:

Unit	Switch	Position
BITE	VF FUNCTION	COM GAIN XMT
BITE	OSC LEVEL	0 DB
BITE	METER ATTEN	10 DB
PWR CO	NT Power	ON

(e) If BITE meter reading is less than -0.1 dBm, replace trial resistor with new resistor having 15 kilohms of increased resistance, and proceed to (g) below.

If BITE meter reading is greater than (f) +0.1 dBm, replace trial resistor with a resistor having 15 kilohms less resistance, and proceed to (g) below.

If BITE meter reading is 0 -+0.1 dBm, (g) value of R34 is satisfactory.

f. Replacement of VF Module Inductors. The following instructions and data are for use in aligning inductors L1, L2, L3, and L4 on faulty VF modules after replacement of one or more inductors. Refer to figure FO-8.

- Tools and test equipment. (1)
 - TK-100/G. (a)
 - (b) AN/USM-281C.
 - (c) CP-772A/U.
 - (d) Type K test cable.
 - TS-3329/U. (e)

(2) Initial setup. Set up test equipment and

faulty VF module to effect replacement as follows:						
	<i>(a)</i> C	Conn	ect t	est equipmo	ent as sho	own
in figure 3-40.						
	(b) S	Set	test	equipment	switches	as
follows:						
Unit		Swi	tch		Setting	
AN/USM-281C	VO	LTS	/DIV		1V	
	(lef	t)				
	TIM	1E/C	VIV		2ms	
	TR	IG			LEFT	
POWER	ON					
TS-3329/U	FR	EQl	JENC	Y RANGE	X100	
	FR	EQL	JENC	Y Hz	44.2	
	FU	NC	ΓΙΟΝ		600	
	OU	ΤΡι	JT LE	VEL	-3dbm	
	PO	WE	R		ON	
CP-772A/U	TIM	1E E	BASE		1 sec	
	SA	MPL	E RA	ΛTE	MIN	
	PO	WE	R		ON	

Alignment instructions for L1 and L2. (3) Proceed in accordance with the following:

(a) Adjust the output frequency of TS-3329/U for a reading of 4420 Hz -±-10 Hz on CP-772A/U.

(b) Connect the TS-3329/U TIP binding post output to the junction of R8 and the collector of Q1.

(c) Connect AN/USM-281C input to the junctions of CR1 and CR3.

(d) Adjust the slug of L1 for a minimum signal (null) on AN/USM-281C.

(e) Adjust the output frequency of TS-3329/U for a reading of 6420 Hz ±10 Hz.

(f) Adjust the slug of L2 for a minimum signal (null) on AN/USM-281C.

Alignment instructions for L3 and L4. (4) Proceed in accordance with the following:

(a) Adjust the output frequency of TS-3329/U for a reading of 4420 Hz -+10 Hz on CP-772A/U.

Connect TS-3329/U TIP binding (b) post output to the junction of L4 and C26.

(c) Connect AN/USM-281C input to the base of Q4.

(d) Adjust the slug of L3 for a minimum signal (null) on AN/USM-281C.

(e) Adjust the output frequency of TS-3329/U for a reading of 6420 Hz +10 Hz.

(f) Adjust the slug of L4 for a minimum signal (null) on AN/USM-281C.

g. Component Location. Location of electrical/ electronic parts are shown on the parts location diagrams accompanying each troubleshooting procedure in section III.

h. Backplane Wiring Repairs. When repairing wire wrap connections on the backplane assembly, proceed in accordance with the following procedures.

Disassemble and spread rear assembly (1)open far enough to provide access to wiring that is to be repaired. (Refer to paragraph 3-24.)

Use wire list in appendix B to locate both (2)ends of defective wire.

(3) With a 24-gage unwrapping tool, remove both ends of wire.

(4) Wrap new wire using a hand wrapping tool or a wire wrap gun with a 24-gage bit.

(5) If wire to be replaced is a part of a twisted pair, replace both conductors.

NOTE

If a wire is unwrapped, it may not be straightened and rewrapped. If the length of the wire is sufficient, the bare wire may be cut off and the wire stripped and rewrapped.

Section V. GENERAL SUPPORT TESTING

3-26. General

This section contains procedures for conducting performance tests on repaired modules/units of the multiplexer set to determine if they are satisfactory for return to users. A stand-alone test

is provided for each module/unit and identifies necessary test equipment, test setups, and test instructions. The procedural steps must be accomplished in the order given, and all controls must be set accurately (para 3-2). Refer to tables



EL2X8180

Figure 3-40. Setup diagram for alignment of VF module inductors.

3-1 and 3-2 for general support test equipment. If modules/units do not successfully pass test, refer to troubleshooting procedures, section III.

3-27. Testing Data Timing Group

Instructions for testing the performance of individual DTG units are provided in the following paragraphs.

3-28. Testing PCM Unit

This test will verify that the PCD unit will decode PCM data and distribute the resulting analog information to the channel modules. Successful completion of the test qualifies the unit for return to users.

- a. Test Equipment.
 - (1) AN/USM-281C.
 - (2) TIMS.
 - (3) MXTF with the following accessories:
 Type A test cables (2)
 Type C test cables (2)
 Type G test cables (2)
 Spare VF module.
- b. Initial Equipment Setup.

UUR.

- (1) Set switch on MXTF PWR CONT to OFF.
- (2) Remove MXTF PCM unit and install

(3) Install spare VF module in the channel 1 location of the MXTF.

(4) Strap MXTF RCVR and DRIVER units for 24-channel NRZ operation (table 3-4).

(5) Connect type A test cable between BITE VF METER jack and lower RCV jack on VF module.

		(6)	Connect type A test cable between BITE
VF	OSC	jack	and lower XMT jack on VF module.
		(7)	Set test equipment controls as follows:

(1) 00	t toot oquipinont oor				
Unit	Switch	Setting			
TIMS	DISPLAY CON- NECTED TO MEASURE-	TRMT			
	MENOR MENT NOISE FILTER POWER	NOISE-WITH-TONE C-MSG ON			
	CONTROLS	NORMAL TEST TEST WITHOUT HOLD TALK BATTERY OFF			
		TERM 600 NO SF SKIP NORMAL TEST			
		Down position			
MXTF (BITE) OSC	LEV Set for VF module strapping indicated	VF module strapping A strap in -16 DB B strap in ODB			
	METER ATTEN Set for VF module strapping indicated	VF module strapping C strap in 0 dBm C strap out10 dBm			
	OFF HOOK	ON			
Alla		um for F			
Allow ec	upment to warm	up for 5			
minutes	minutes before proceeding with the				

minutes before proceeding with the test.

c. Test Procedures. Verify performance of the UUR in accordance with the following procedure.

Step	Control	Setting	Trouble sectionalization chart		Normal indication or fig 3-4
1	MXTF (RCVR) LOOP-NORMAL:	LOOP	Check input filter functions. a. Perform DTG common VF gain adjustment and channel level gain procedures in TM 11-5805-711-13. b. Verify BITE meter reading for VF	a. b.	None. VF module BITE VF
			module strapped as indicated.		Strapping meter reading C strap in 0 ± 0.5 dBm C strap out +7 ±0.5 dBm
			c. Move VF module to progressively higher channels repeating step b above until all channels have been checked.	C.	None.
2			Check the ODD and EVEN GROUP A TO D CONVERTER circuits.		

Normal indication Step Control Setting Trouble sectionalization chart or fig 3-4 ODD GROUP: a. Set TIMS OSC level for VF module VF module TIMS a. strap as indicated. Strapping OSC LEV A strap in -16 dBm B strap in 0 dBm TIMS DISPLAY CONNECTED RCV Install spare VF module in channel TO: b. b. None. 1 location of MXTF. Connect TIMS 310 TRMT jack to None. C. C. lower XMT jack of VF module using type G cable. d. Connect TIMS 310 RCV jack to lower d. None. RCV jack of VF module using type G cable. е. Record TIMS display. e. None. MEASUREMENT: MESSAGE Record new TIMS display reading Ž32 dB. f. f. and subtract from number recorded CIRCUIT NOISE in e above. EVEN GROUP: Move VF module to channel 2 and None. g. a. repeat e and f above for EVEN **GROUP A TO D CONVERTER** circuit. 3 MXTF (RCVR) Check SIGNALING CONTROL circuit. Connect type C test cable between None. a. a. LOOP-NORMAL: NORMAL MBS RCV DATA and MBS XMT DATA connectors on rear of MXTF. b. Connect type C test cable between b. None MBS RCV CLK and MBS XMT clock connector on rear of MXTF. C. Install VF module in channel 1 C. None. location of MXTF. MXTF (BITE) ON HOOK/ ON HOOK OFF HOOK: d. Connect BITE SIG jack to VF d. Lamp out. module SIG jack using a type A cable. Observe BITE OFF HOOK lamp. ON HOOK/ e. Observe BITE OFF HOOK lamp. e. Lamp illuminates. OFF HOOK: OFF HOOK 4 Check FAULT MONITOR circuit by pressing FAULT TEST switch on UUR. Observe the following lamp conditions: Lamps illuminate. Unit Lamp FAULT UUR ALL FAULT TEST PWR SPLY FAULT

TM 11-S805-711-40/NAVELEX 0967-LP-S93-4070/TO 31W2-2FCC98-2

3-29. Testing MUX Unit

This test will verify that the MUX unit will address each channel module, generate frame bits, and interleave framing, encoded voice and data. Zero suppression will also be checked in the 24-channel bipolar mode. Successful completion of the test qualifies the unit for return to users.

a. Test Equipment.

- (1) AN/USM-281C.
- (2) Checktran.
- (3) CP-7772A/U.
- (4) MXTF with the following accessories: Extender board TRW 17332-010 Type A test cables (2)

3-216 Change 1

Type C test cables (2) Type L test cable Type J test cable Spare VF module

Spare 0-20 kb/s data module.

b. Initial Equipment Setup. Set up test equipment and repaired MUX unit as follows:

(1) Set power switch on PWR CONT unit to OFF.

(2) Remove MUX unit from MXTF and install UUR in its place.

(3) Set test equipment switches as follows:

Unit	Switch	Setting
Checktran	PATTERN	ASYNC
	PR CODE	2047
	SYNC	AUTO
	EXT CLK	PUSH
	DATA RATE	764082
MXTF (PWR CONT)	Power	OFF
MXTF (RCVR)	LOOP-NORMAL	NORMAL
CP-772A/U	TIME BASE	1 s
	SAMPLE RATE	Rotate h turn clockwise
	FUNCTION	MANUAL START
	SENSITIVITY	1
AN/USM-281C	VOLTS/DIV	2V
	(left and right)	
	AC/GND/DC	DC
	TIME/DIV	5 ms
	TRIG SOURCE	LEFT
(0)		

(3) Verify RCVR and DRIVER units are strapped for 24-channel operation (table 3-4).

(4) Install spare VF module in channel 1 position of MXTF.

(5) Install spare 0-20 kb/s in channel 2 position.

(6) Connect type C cable between MBS RCV DATA and MBS XMT DATA connectors on rear of MXTF.

(7) Connect type C test cable between MBS RCV CLK and MBS XMT CLK connector on rear of MXTF.

(8) On front of MXTF, connect VF OSC jack on BITE to lower XMT jack on VF module using type A cable. Connect VF METER jack on BITE to lower RCV jack on VF module with type A cable.

(9) Connect Checktran, using type L test cable, to channel 2 data connector on rear of MXTF.

(10) Connect AC INPUT of AN/USM-281C to FRM ERR MON connector on rear of MXTF.

(11) Set test equipment switches as follows:

Unit	Switch	Setting
MXTF (BITE)	VF FUNCTION DIGITAL	LOOP TEST
	FUNCTION METER	CLK RATE 20 Kb/S
	ATTEN	VF module strapping
	OSC LEVEL	C strap in 0 dBm
		C strap out 10 dBm
		Vf module strapping
		B strap in 0 dBm
		A strap in -16 dBm
MXTF (PWR CONT)	Power	ON
AN/USM-281C	POWER	Pull
CHECKTRAN	Power	On
	NOTE	

NOTE

Allow equipment to warm up for 5 minutes before proceeding with test.

c. Test Procedure. Verify performance of the UUR in accordance with the following procedure. Performance Standard

Step	Control	Setting	Trouble sectionalization chart		Normal indication or fig 3-4
1			Verify operation of frame bit generator and DATA/VOICE/FRAME MUX circuit.		
	AN/USM-281C		a. Check frame pattern signal at FR BIT PATT test point on UUR.	а.	Waveform A.
	TIME/DIV: 10 μs		 b. Check XMT MBS DATA signal at XMT MBS DATA test point on UUR. 	b.	Waveform B.
			 c. Remove type C cable from MBS RCV DATA connector on rear of MXTF. Adjust CP-772A/U SENSITIVITY control until counter counts continuously. Reconnect type C cable to MBS RCV DATA connector on rear of MXTF and verify that CP- 772A/U stops counting. d. Press CP-772A/U RESET button. Allow 5 minutes for errors to ac- cumulate. 	c. d.	None. No errors in 5 minutes.

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4
			e. Restrap MXTF for 3-, 6- and 12- channel operation (table 3-4), repeating d above for each mode of operation	e. No errors in 5 minutes.
2			 f. Restrap MXTF for 24-channel operation (table 3-4). Verify CHANNEL COUNTER and VF inter-leaving function. 	f. None.
			 Check output of VF module in channel 1 for strapping indicated using BITE meter. 	a. VF module strapping BITE C strap in 0 dBm +1 C strap out +7 dBm
			b. Remove 0-20 kb/s data module.	b. None.
			 Move VF module to progressively higher channels, repeating a above until all 24 channels have been checked. 	<i>c.</i> Same as a above.
3			<i>d.</i> Move VF module to channel 1. Verify data interleaving functions.	d. None.
			a. Install 0-20 kb/s data module in channel 2.	a. None.
			 b. Press Checktran RESET switch and allow 15 minutes for errors to ac- cumulate. 	<i>b</i> . No errors in 15 minutes.
4	CF-772A/U	4	Verify 1 klHz digital tone generator	
	SENSITIVITY:		operation.	a Nana
		QUENCY	to lower RCV jack on VF module in	a. None.
	1 KHZ TONE:	ON for step	<i>b</i> . Check 1 kHz frequency.	<i>b</i> . 1000 Hz ±10 Hz.
	AN/US.M-281C	·		
	TTME/DTV:	2 ms	 Disconnect cable from CP-772A/U AC input jack and connect to AN/ USM-281C left INPUT jack. Check 1 kHz signal for distortion. 	c. Waveform C.
	UUR		d. Connect lower RCV jack on VF	d. VF module
	1 KHTZ TONE:	ON for step	module in channel 1 to BITE VP METER jack using type A cable. Check 1 kHz level for VF module	strapping BITE C strap in 0 dBm ±1 dBm C strap
-			strapping indicated.	Out $+7 \text{ dBm} \pm 1 \text{ dBm}$
5			Verify ZERU SUPPRESS circuit.	a Nana
			 b. Remove UUR and install on extender board. Install jumper from P3-3A to P3-12A on UUR. 	b. None.
	AN/USM-281C TRIG SOURCE:	RIGHT	 e. Connect right probe of AN/USM- 281C to FR-12 test point on UUR. 	c. None.
			 Restrap DRIVER and RCVR units for 24-channel bipolar zero suppressor operation (table 3-4). 	d. None.
C	TIME/DIV:	10 μs	e. Check zero suppressor output signal at MBS XMT DATA test point.	e. Waveform D.
6			<i>a.</i> Restrap DRIVER and RCVR units, for 24-channel NRZ, B2 = 0 operation (table 3-4).	a. None.

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-4
			 b. Remove jumper installed in 5b above. c. Replace PCM unit. d. Remove type C cable at MBS XMT CLK connector on rear of MXTF. Observe the following lamp conditions: 	b. None.c. None.d. Lamps illuminate.
	AN/USM-281C		UnitLampRCVRINPUT LOSSDEMUXFRAME LOSSPWR SPLYC.G.A.REMOTE ALARMe.Check B2 = 0 OGA output at XMT	e. Waveform F.
	TIME/DIV:	5 µs	MBS DATA test point on UUR. f. Restrap DRIVER unit for B2 = 0 + 000011111 (table 2.4)	f. None.
7			 g. Check B2 = 0 + 00001111 OGA pattern at XMT MBS D ATA test point on UUR. Verify activity monitor operation as 	g. Waveform F.
			a Reconnect type C cable to MBS XMT	a. None.
			 b. Check operation of fault monitor. Press FAULT TEST switch and observe condition of FAULT and ALL FAULT TEST lamps on UUR. 	b. Lamps illuminate.

3-30. Testing the DRIVER Unit

This test will verify the ability of the DRIVER unit to transmit MBS data in NRZ or bipolar modes, generate clock for the DTG and transmit NRZ BIPOLAR CLOCK. Successful completion of the test qualifies the unit for return to users.

- a. Test Equipment.
 - (1) AN/USM-281C.
 - (2) CP-772A/U.
 - (3) Wavetek 142.
 - (4) MXTF with the following accessories: Extender board TRW 17332-010 Type A test cables (3) Type B test cable
 Type C test cables (2) Type N test cables (2).
- b. Initial Equipment Setup.

(1) Set power switch on MXTF PWR CONT to OFF.

(2) Using extender board, install UUR in place of MXTF DRIVER unit.

(3) Strap UUR and RCVR unit for 3-channel operation (table 3-4).

(4) 5	Set test equipmer	est equipment controls as follows:				
Unit	Contro	ol	Setting			
AN/USM-28	1C TIME/DIV	:	5 us			
	VOLTS/DI	V	2V			
	(left and ri	ght)				
	VERT MO	DE	LEFT			
	TRIG SOL	JRCE	LEFT			
	MODE		AUTO			
	COUPLIN	G	DC			
	SOURCE		INT			
	AC/GND/I)C	DC			
	FREQ Hz		1M			
WAVETEK	142 FUNCTIO	N	L			
	30 V P-P	MAX	FULLY CCW			
	DC OFFS	ET	OFF			
	OUTPUT	ATTEN (dB) -1	0			
	Frequency	/	1.544 MHz			
	VERNIER		CAL			
CP-772A/U	SAMPLE I	RATE	Rotate % turn			
			clockwise			
	FUNCTIO	N	FREQUENCY			
	TIME BAS	ε	1 s			
	NC	TE				
Allo	ow equipment t	o warm up	for 5			
mir	minutes before proceeding with test.					

c. Test Procedure. Verify performance of the UUR in accordance with the following procedure.

WAVEFORM F



WAVEFORM D

WAVEFORM E

EL2XB181

Figure 3-41. MUX test waveforms.

					Normal indication
Step	Control	Setting	Trouble sectionalization chart		or fig 3-4
1			Verify MBS CLOCK functions.		
			NUTE Ignore any fault lamps which		
			light during this test.		
			a. Using type N cable, connect CP-	a.	192 kHz ±1 kHz.
			772A/U AC input to MBS CLOCK		
			test point on front of UUR.		
			b. Strap UUR for 6-channel operation	b.	384 kHz ±1 kHz.
			(table 3-4).		
			c. Strap UUR for 12-channel operation	С.	768 kHz ±1 kHz.
			(table 3-4).	,	
			d. Strap UUR for 24-channel operation	a.	1544 KHZ ±1 KHZ.
2			(lable 3-4). Varify parformance of EXT	ТИ	
2			SOURCE RECEIVER circuit	111	MING
			a. Connect Wavetek 142 50 0 output	a.	2V peak-to-peak square
			iack to left INPUT jack of AN/		wave.
			USM-281C. Adjust OUTPUT AT-		
			TEN (dB) on Wavetek 142 to pro-		
			duce a two-volt peak-to-peak square		
			wave on AN/USM-281C.		
			b. Connect type N cable from 50 n out-	b.	1.544 MHz ±1 kHz.
			put of Wavetek 142 to AC input of		
			1.344 MITZ ± 1 KTZ.	c	None
			output of Wavetek 142 to FXT TMG	0.	None.
			SRCE at pins P29-1A (red) and		
			P29-1B (black) on extender board.		
			d. Connect CP-772A/U AC input to	d.	1.544 kHz± 1 kHz.
			EXT CLOCK test point on UUR.		
			e. Observe condition of EXT TIMING	е.	Lamp illuminates.
			SOURCE lamp on DRIVER unit.		
3			Verify performance of 78-ohm NRZ MBS		
			Indie Ignore any fault lamps which		
			light during this test		
			a. Disconnect type C test cable from	a.	None.
			MBS XMT CLK connector on rear		
			of MXTF.		
			b. Check waveform at male pin of MBS	b.	Waveform A.
			XMT CKL connector.		
			c. Check signal at female pin of MBS	С.	Waveform A.
			XMT CLK connector.	d	Lomp illuminator
				и.	Lamp mummates.
			e Disconnect cable from CP-772/AU	P	None
			AC input.	0.	
			f. Connect CP-772/AU AC input to	f.	1.544 MHz ±kl kHz.
			MBS CLOCK test point on UUR.		
			g. Vary the frequency of Wavetek 142	<i>g</i> .	MBS CLOCK frequency on
			slightly above and below 1.544 MHz		CP-772A/U tracks
			(approx. 3.5 kHz).		Wavetek 142.
			n. Reconnect type C test cable to MBS	h.	NONE.
			<i>i</i> Disconnect type N cable from P20-	i	EXT TIMING SOLIDOF
			1A and P29-1B.		lamp off.
					····F *···
					3-221

				Normal indication	
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4	
4			Check 78-ohm BAL MASTER CLOCK OUT		
			DRIVER circuit.		
			a Check signal at male pin of MA CLK	a Waveform A.	
			connector on rear of MXTF		
			b. Check signal at female pin of MA CLK con-	b. Waveform A.	
~					
5			check 78-ohm BAL MBS DATA OUT DRIVER		
			Disconnect type C test cable from MBS	a None	
			XMT DATA connector on rear of MXTF. On	a None.	
			MXTF RCVR unit set LOOP/NORMAL		
			switch to NORMAL.		
	AN/USM-281C				
	TIMEIDIV	2 µs	 Check signal at male pin of MBS XMT DATA connector. 	b. Waveform C.	
			c Check signal at female pin of MBS XMT	c. Waveform B.	
			DATA connector.		
6			Check BIPOLAR MBA DATA DRIVER circuit.		
			a. Strap DRIVER and RCVR units for bipolar	a None.	
	ANI/USM-281C		operation (table 3-4).		
		5 us	b Check signal atmalenin of MBS XMT	b Waveform D	
		ο μο	DATA connector.	b. Waveloini b.	
			a Check signal at female pin of MBS XMT	c. Waveform D.	
			DATA connector.		
			a. Reconnect type C cable to MBS XMT Data connector.	<i>d</i> No fault lamps illuminate	J.
7			Check LOSS OF OUTPUT DETECTOR circuit.		
			a Set LOOP NORMAL switch on RCVR unit	a Lamp silluminate.	
			to LOOP. Observe the following lamps:		
			REMOTE LOOP		
			C.G.A.		
			b. Set LOOP-NORMAL switch to NORMAL.	b. No lamps illuminate.	
8			Check FAULT MONITOR circuit.	•	
			a Press FAULT TEST switch on UUR and	a. Lamp illuminates.	
			b. Release FAULT TEST switch.	b. FAULT lamp out.	

3-31. Testing RCVR Unit

This test verifies that the RCVR unit is capable of receiving MBS clock and MBS data, regenerating the clock, resynchronizing data to the regenerated clock, and providing REC RCV clock to user equipment. Loss of input and fault monitor circuits are also checked. Successful completion of the test qualifies a unit for return to users.

- a. Test Equipment.
 - (1) ANIUSM-281C.
 - (2) CP-772AIU.
 - (3) MXTF with the following accessories: Type A test cables (3)Type B test cableType C test cables (2)

Type N test cable

Spare VF module

Spare 0-20 kb/s data module.

b. Initial Equipment Setup. Set up test equipment and repaired RCVR unit as follows: ',.

	(1)	Set	power sv	vitch	on MX	(TF PW	R CC	DNT
unit to Of	FF.							
	(2)	Set	strapping	g on	UUR	(table	3-4)	as
follows:								
Repa	Repaired RCVR 24-Channel NZR; full-							
Un	it:			á	alarm s	elect		
				(B2	2 = 0 + 1	000011	11)	
MX	TF			24	-Chann	el NRZ	; full-	
C	DRIV	ER		ala	arm sele	ect		
L	Jnit:			(B2	2 = 0 +	000011	11).	







WAVEFORM A

WAVEFORM B

VOLTS/DIV 2 V TIME/DIV 0.5 USEC 110

WAVEFORM D

EL2X8182



(3) Remove RCVR unit from MXTF and install UUR.

(4) Install spare VF module in channel 1 location of MXTF.

(5) Install spare 0-20 kb/s data module in channel 2 location of MXTF.

(6) Connect VF OSC jack on BITE to lower XMT jack on VF module using type A cable.

(7) Connect VF METER jack on BITE to lower RCV jack on VF module using type A cable.

(8) Connect DATA OUT jack on BITE to DATA IN jack of 0-20 kb/s module using type A cable.

(9) Connect RCV DATA IN jack on BITE to RCV DATA jack of 0-20 kb/s module using type B cable.

(10) Connect type C cable between MBS RCV DATA and MBS XMT DATA connectors on rear of MXTF.

(11) Connect type C test cable between MBS

RCV CLK and MBS XMT CLK connector on rear of MXTF.

(12) Set test equipment switches as shown below.

Unit	Control	Setting
MXTF (BITE)	DIGITAL FUNCTION	20 kb/s
. ,	VF FUNCTION	LOOP TEST
(PWR CONT)	Power	ON
AN/USM-281C	POWER	Pull
	VOLTS/DIV (left)	2V
	AC/GND/DC	DC
	TIME/DIV	5 ,s
	TRIG SOURCE	LEFT
	VERT MODE	LEFT
CP-772A/U	SAMPLE RATE	Rotate % turn
		clockwise
	FUNCTION	FREQUENCY
	TIME BASE	1 s
	NOTE	

NOTE

Allow equipment to warm up for 5 minutes before proceeding with test.

c. Test Procedure. Verify performance of UUR in accordance with the following test procedure. Performance Standard

_				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4
1			Check MBS data circuits. a. Verify condition of FAULT and IN- PUT LOSS lamps on UUB	a. Lamps off.
			b. Verify that VF METER on MSTF BITE indicates proper receive level for VF module strapping.	<i>b</i> . VF module strapping BITE C strap out -7 dBm C strap in 0 dBm
2	MXTF (RCVR) LOOP-NORMAL:	LOOP	Verify loop back functions by checking the following lamp conditions: Unit Lamp DRIVER OUTPUT LOSS PWR SPLY LOCAL LOOP REMOTE LOOP C.G.A	Lamps illuminate.
3			Check recovered clock functions.	
	<i>MXTF (RCVR)</i> LOOP-NORMAL:	NORMAL	 a. Check signal at top pin of REC RCV CLK connector on rear of MXTF. b. Check signal at bottom pin of REC. 	a. Waveform A.
4			RCV CLK connector. Check loss of input monitor. Disconnect type C cable from MBS RCV DATA connector on rear of MXTF and check the following lamp conditions:	Lamps illuminate.
			UnitLampRCVRINPUT LOSSDEMUXFRAME LOSSPWR SPLYC.G.ABITEBIT ERRORBER >10-2	

-		-			Normal indication
Step	Control	Setting	Trouble sectionalization chart		or fig 3-4
5			Check loss of clock monitor. a Reconnect cable removed in step 4 and disconnect type C cable from MBS RCV CLK connector on rear of MXTF. Check the following lamp conditions: Unit Lamp RCVR INPUT LOSS DEMUX FRAME LOSS PWR SPLY C.G.A. BITE BIT ERROR BER > 10-2	а	Lamps illuminate.
6			<i>b.</i> Reconnect cable to MBS RCV CLK connector.	b.	None.
0			a. Restrap UUR and MXTF for bipolar operation (table 3-4).	а	None.
7	AN/USM-281C		 b. Observe condition of lamps on all DTG units and PWR SPLY unit. Check clock recovery function. 	b.	Lamps off.
	TIMEIDIV:	2µs	 Check signal at MBS DATA OUT test point on UUR. 	a.	Waveform B.
			b. Using type N cable, connect CP-772A/U to MBS CLOCK OUT test point on UUR.	b.	1.544MHz+100 Hz.
			c. Strap UUR and DRIVER for 3-channel NRZ operation (table 3-4).	C.	None.
			 Verify that MXTF acquired frame by observing all lamps on DTG units and PWR SPLY unit. 	d.	Lamps off.
			 Verify clock frequency by observing CP-772AIU display. 	e.	192 kHz=100 Hz.
			f. Restrap for 6- and 12-channel operation and repeat <i>d</i> and <i>e</i> above.	f.	All lamps off. 6-channel-384 kHz +100 Hz 12-channel-768 kHz.
8			Check external loopback functions. <i>a</i> Connect a jumper between pin B of the EXTERNAL COMMANDS connector on the rear of the MXTF and pin C.	a.	None.
			b. Check the following lamp conditions: Unit Lamp DRIVER OUTPUT LOSS PWR SPLY LOCAL LOOP REMOTE LOOP C.G.A.	b.	Lamps illuminate.
9			Check frame switch inhibit receiver. Connect jumper between pins A and C of the EXTERNAL COMMANDS connector on the rear of MXTF and observe SEARCH INHIBIT lamps on DEMUX with.	a the	Lamp illuminates

3-32. Testing DEMUX Unit

This test will verify that the DEMUX unit will recognize frame pattern, provide the correct number of channel counter pulses and detect remote alarm condition in the far-end set. Successful completion of the test qualifies the unit for return to users.

- a. Test Equipment.
 - (1) AN/USM-281C.
 - (2) CP-772A/U.


Figure 3-43. RCVR test waveforms.

 (3) MXTF with the following accessories: Type A test cable Type B test cable Type C test cables (2) Type N test cable Spare 0-20 kb/s data module.

b. Initial Equipment Setup. Set up test equipment and repaired DEMUX unit as follows:

(1) Set switch on MXTF PWR CONT unit to OFF.

(2) Remove MXTF DEMUX unit and replace with UUR.

(3) Install 0-20 kb/s module in channel 2 location.

(4) Connect test equipment as follows:

Test cable typeUnit/JackUnit/JackABITE XMT0-20 kb/s XMT DATA INDATA OUTBBITE RCV0-20 kb/s RCV DATADATA INDATA IN0

(5) Connect type C cable between MBS RCV DATA and MBS XMT DATA connector on rear of MXTF.

(6) Connect type C test cable between MBS

RCV CLK and MBS XMT CLK connector on rear of MXTF.

(7) Strap DRIVER and RCVR units for 24-channel operation (table 3-4).

(8) S	(8) Set test equipment switches as follows:					
Unit	Control	Setting				
MXTF BITE	DIGITAL	CLK RATE 20 Kb/s				
	FUNCTION					
MXTF PWR	Power	ON				
CONT						
RCVR	LOOP-NORMAL	. NORMAL				
AN/USM-281C	TIME/DIV	50 μs				
	VOLTS/DIV (left)	2V				
	AC/GND/DC	DC				
	TRIG SOURCE	LEFT				
	VERT MODE	LEFT				
CP-772A/U	SAMPLE RATE	Rotate % turn				
	clockwise					
	SENSITIVITY	.1				
	FUNCTION	MANUAL START				
NOTE						
Allow	equipment to	warm up 5				
minutes before proceeding with test.						

c. Test Procedure. Verify performance of the UUR in accordance with the following procedure. Normal indication

Sten	Control	Setting	Trouble sectionalization chart		Normal indication
	Control	Octaing			
' 1		V	erify frame acquisition operation.		
			NOTE		
		la	nore any fault lamps which		
		li	ght during this test.		
		а	. Remove cable from MBS RCV DATA connector on rear of MXTF.	а.	None.

						Normal indication
Step	Control	Setting		Trouble sectionalization chart	_	or fig 3-45
			b.	Using type N test cable, connect CP-	b.	None.
			C.	ERROR test point on UUR. Adjust CP-772A/U LEVEL control until counter display counts continu-	C.	None.
	MXTF (RCVR) LOOP-NORMAL: I	LOOP	d.	ously. Reset CP-772A/U and allow 5 min- utes for errors to accumulate.	d.	No errors in 5 minutes.
			e.	Restrap for 3-, 6-, and 12-channel modes and repeat a through d for each mode.	e.	No errors in 5 minutes.
2			Check	k channel counter functions.		
-			a.	Strap DRIVER and RCVR units for	a.	None.
				\geq 4-channel operation (table 3-4).		OVNO lana III
			b.	verify famp condition on BITE. ERROR and BER > 10- lamps out.	b.	איז א iamp illuminates.
			C.	Move 0-20 kb/s module to the next channel which will accept a data module repeating a and b above until all channels have been checked.	C.	As in b.
3			Verifv	remote alarm functions.		
	MXTF (RCVR)					
	LOOP-NORMÁL: I	NORMAL	a.	On PWR SPLY unit, observe RE-	a.	Lamps illuminate.
			b.	Check signal at FRAME BIT ER- ROR test point on UUR.	b.	Waveform A.
4	Check RCV PCM E AMXTF (RCVR) LOOP-NORMAL: L	3US function. .OOP				
	AIN/USIM-281C	E u c	-	Chook aignal at DOV DOM to start in	-	Mountarm D
		ο με	a.	on UUR.	a.	wavelorin B.
	TIME/DIV:	.5 ms	b.	Check signal at 12 FRAME test point on UUR.	b.	Waveform C.

3-33. Testing the PCD Unit

This test verifies that the repaired PCD unit converts PCM data to analog VF data and distributes the analog data to each of the 24-channel slots. The test also verifies the ability of the PCD unit to recover signaling information and distribute it to the correct channel. Successful completion of the test qualifies the unit for return to users.

- a. Test Equipment
 - (1) AN/USM-281C.
 - (2) DMM.
 - (3) TIMS.
 - (4) MXTF with the following accessories:

Type A test cables (3) Type G test cables (2)

- Spare VF modules (2).
 - b. Initial Equipment Setup

(1) Set power switch on PWR CONT unit of MXTF to OFF.

(2) Remove PCD unit from MXTF; install UUR.

(3) Verify that DTG is strapped for 24-channel operation (table 3-4).

(4) Install spare VF module in channel 1 position of MXTF.

(5) Set	test equipment cont	rol as follows:
Unit	Switch	Setting
MXTF (RCVR)	LOOP-NORMAL	LOOP
(PWR CONT)	Power	ON
AN/USM-281C	POWER	Pull
	VOLTS/DIV	1V
	TIME/DIV	1 As
	TRIG SOURCE	LEFT
	AC/GND/DC	DC
TIMS	DISPLAY CON-	TRMT
	NECTED TO	
	MEASUREMENT	LEVEL &
		FREQUENCY
	FREQUENCY	Set to indicate
	CONTROL	10004 Hz
	NOISE FILTER	C-MSG







Unit	Switch POWER	Setting ON	Unit	Switch RECEIVE/	Setting Down position
	CONTROLS	TEST WITHOUT		JACKS switch	
		TALK BATTERY		NOTE	
		OFF TERM 600		Allow equipment to warm up utes before proceeding with to	for 5 min- est.
		NO SF SKIP NORMAL TEST	UL	<i>c. Test Procedure.</i> Verify performa JR in accordance with the following	nce of the procedure.

			Normal indication			
Step	Control	Setting	Trouble sectionalization chart		or fig 3-44	
1			Perform a VF gain test. a. Install spare VF module in channel 1 location of MXTF	a.	None.	
			 b. Perform DTG common VF gain ad- justment and VF module channel level receive and transmit adjust- ments as specified in TM 11-5805- 711-13. 	b.	None.	
			 Connect type G test cable between TIMS 310 TRMT jack and VF mod- ule lower XMT jack. Connect type G test cable between TIMS 310 RCV jack and lower RCV jack of VF module. 	C.	None.	
	TIMS		 Adjust TIMS OUTPUT LEVEL control until TIMS display indicates correct level for VF module strap- ping. 	d.	VF moduleTIMSstrappingdisplayA strap in-16 dBmB strap in0 dBm	
	DISPLAY CON- NECTED TO:	RCV	e. Verify that TIMS display indicates correct level for VF module strapping.	e.	VF moduleTIMSstrappingdisplayC strap in0 ±0.5 dBmC strap out+7 ±0.5 dBm	
2			 f. Move VF module to progressively higher channels, repeating e above until all channels have been checked. Perform a signaling test. 	f.	None.	
			a. Install a spare VF module in the channel 1 location of the MXTF	a.	None.	
			b. Conne MXTF on VF HOOF HOOF ON PV OFF F	 b. Connect type A test cable from MXTF BITE SIG jack to SIG jack on VF module. Set BITE ON HOOK/OFF HOOK switch to OFF HOOK. Press CGA DEFEAT switch on PWR SPLY module. Observe OFF HOOK lamp. 	b.	Lamp illuminates.
			c. Set BITE ON HOOK/OFF HOOK switch to ON HOOK. Press CGA DEFEAT switch on PWR SPLY module and observe OFF HOOK	C.	Lamp off.	
_			 d. Move VF module to progressively higher channels, repeating b and c above until all channels have been checked. 	d.	As in b and c above.	
3			Perform a signal-to-quantizing noise test. a. Install spare VF module in channel	a.	None.	
			1 of MXTF.		Change 1 3-229	

Step	Control	Setting	Trouble sectionalization chart		Normal indication or fig 3-44
,			 b. Connect type G test cable from TIMS 310 TRMT jack to lower XMT jack of module. Connect type G test cable from TIMS RCV 310 jack to lower 	b.	None.
	TIMS DISPLAY CON- NECTED TO: MEASUREMENT:	TRMT NOISE- WITH-	 RCV jack of VF module. c. Adjust TIMS OUTPUT LEVEL control to correct level for VF mod- ule strapping indicated. 	C.	VF module strappingTIMS displayA strap in B strap in-16 dBm 0 dBm
	TIMS DISPLAY CON- NECTED TO: MEASUREMENT:	RCV NOISE- WITH- TONE			
	NOISE FILTER: MEASUREMENT:	C-MSG MESSAGE CIRCUIT NOISE	 d. Record the TIMS display reading. e. Subtract the new reading on the TIMS display from the reading re- corded in d, using the VF module strapping indicated 	d. e.	None.VF moduleS/N-strappingQuantizingC strap in≥ 25 dBmC strap out≥ 33 dBm
			 f. Move the VF module to progres- sively higher channels, repeating d and e above until all channels have been checked. 	f.	As in e above.
4	MXTF (BITE) VF FUNCTION	LOOP TEST	Perform a cross talk-test. a. Install spare VF modules in channels 1 and 2 of MXTF. Connect the MXTF BITE VF OSC jack to the channel 1 (left) VF module lower XMT jack using a type A test cable	a.	None.
			 b. Set BITE OSC LEV to correct level for VF module strapping indicated. 	b.	VF moduleBITEstrappingOSC LEVA strap in-16 dBmB strap in0 dBm
			c. Connect TIMS 310 RCV jack to chan- nel 2 (right) VF module lower RCV jack using type G test cable.	C.	None.
			 Verify that TIMS display indicates correct level for VF module strap- ping indicated. 	d.	VF moduleTIMSstrappingdisplayC strap in≤ 25 dBmC strap out≤ 32 dBm
			 Connect BITE VF OSC jack to lower XMT jack on right VF module using type A cable. 	e.	None.
			f. Connect the TIMS 310 RCV jack to lower RCV jack of left VF module, using type G cable.	f.	None.
			 g. Verify that TIMS display indicates correct level for VF module strap- ping indicated. 	g.	VF moduleTIMSstrappingdisplayC strap in≤ 25 dBmC strap out≤ 32 dBm
5			 Move left VF module to next open channel and repeat a through g until all channels have been checked. Perform a test point check. 	h.	As in d and g above.
	AN/ US,-281 C TIME/DIV:	.5 ms	a. Check signal at PAM test point on UUR.	a.	Waveform A.

				Normal indication
Step	Control	Setting	Trouble sectionalization chart	or fig 3-4
	MXTF (MUX)			
	1 KHZ	ON for		
	TONE:	steps a, b		
		and c		
	AN/USM-2RI8C			
	TIME/DIV:	20 ;s	b. Check signal at SIG test point on	b. Waveform B.
	VOLTS /DIV:	2V	UUR.	
	TIME/DIV:	2 us	c. Check signal at PCM DATA test	c. Waveform C.
			point on UUR.	
6			Perform a fault test by observing the fol-	Lamps illum inate.
	UUR		lowing lamps:	
	FAULT TEST	Push	Unit Lamp	
			UUR FAULT	
			ALL FAULT TEST	
			PWR SPLY FAULT	

3-34. Testing VF Module

This test will verify the bandpass of the VF module, its idle channel noise, and impulse noise. It will also qualify a VF module for return to users.

- a. Test Equipment.
 - (1) TIMS.
 - (2) MXTF with the following accessories: Type A (bantam) test cableType D test cableType G test cables (2).

b. Initial Equipment Setup. Set up test equipment and repaired VF module as follows:

(1) Set power switch on PWR CONT unit in MXTF to OFF.

Unit	Control	Setting
TIMS	TERM/BRIDGE RECEIVE	TERM
	600/900	600
	NO SF SKP/SF SKP	NO SF SKP
	NORMAL TEST	NORMAL TEST
	OUTPUT LEVEL	full CCW
	RECEIVE/TRANSMIT JACKS SWITCH	TRMT (down)
	MEASUREMENT	LEVEL and FREQUENCY
	DISPLAY CONNECTED	TRMT
	FREQUENCY CONTROL	STEP 100 HZ
	POWER	ON
MXTF (PWR CONT)	Power	ON
(RCVR)	LOOP-NORMAL	LOOP

NOTE

Allow equipment to warm up for 5 minutes before proceeding with test.

absence of A, B, C, D1, D2, and E straps. (3) Install UUR in channel 1 position of MXTF.

Record presence or

(2) Inspect UUR.

(4) Connect test equipment as follows:

Test cable

type	TIMS jack	VF module jack
G	310 (right)	Left-hand LINE-UP
		(transmit)
G	310 (left)	XMT

CAUTION

Do not place any object, such as manuals, clipboards, etc., on top of TIMS. Restriction of airflow can cause overheating and damage to the set.

(5) Set test equipment switches as follows:



EL2XE185



c. Test Procedure. Verify performance of a UUR in accordance with the following test procedure.

Step	Control	Settings	-	Test procedure	9	Performance standard
1	<i>TIM</i> S DOWN/UP:	As required.	On TIMS, ad trol clockw	just OUTPUT Li ise until display	None.	
2	LEVEL:	As required.	input frequ On TIMS, ob	ency of 1004 -1 serve DBM righ	Hz. t display, and	
2	OUTPUT		adjust OU	FPUT LEVEL co	ontrol clock-	
	LEVEL:	As required.	wise to obt strapping (as follows:	ain correct inpu recorded in set	t level for up procedures)	
			a. A stra	p installed: OUT	PUT LEVEL	a16 ±0.2 dBm.
	T 11 40		b. B stra	p installed: OUT	PUTLEVEL	b. 0 ± 0.1 dBm.
3			On HMS, ob	serve DBM disp	lay. If neces-	-13.5 +-0.2 dBm.
	NECTED TO:	RCV	sary, aujus		OOK.	
4			For receive o test equipr Test	hannel level ga nent as follows:	in test, connect	None.
			Cable			
			Type G	TIMS Jack 310 (left)	VF MODULE Ja LINE-UP (right)	ack
5	TIMS		G On TIMS wh	310 (right)		
0	DOWN/UP:	As required.	buttons, ot	serve TRMT H	Z center dis-	
	DISPLAY CON-	TRMT	play, and v	erify 1004 ±1 H	Z input fre-	
-	NECTED TO:		quency.			
6		As required	On TIMS obs	serve DBM disp	lay. Adjust	
		As required.	OUTPUT L	EVEL CONTROLC	OCKWIS E TO	
7	TIMS		On TIMS, ob	serve DBM disp	lav. If neces-	
	DISPLAY CON-	RCV	sary, adjus	t RCV GAIN co	ntrol on UUR	
	NECTED TO:		to obtain c	orrect reading.		
			a. VFmo	odule: C strap ir	stalled.	a. 0 ±0.5 dBm.
0			D. VF mo	odule: C strap n	ot installed.	b. +7 ±0.5 dBm.
0	CONT)		test cable t	to connect TIMS	to MXTF as	None.
	Power:	OFF	follows (ot specified a	her channel jacl ire not used):	ks than those	
	TIMS		D Test Cable	•		
	POWER:	OFF	Connector VF channel	Unit s MXTF (rear)	Unit Connecto VF CHAN- NELS 1-3	or
				TIMS	left-hand 310	
			RCV OUT CH 1	TIMS	right-hand 310 jack	
9	MXTF (PWR CONT)		On TIMS, wh buttons, ob	ile using DOWN serve TRMT H	N/UP push- Z center dis-	
	Power:	ON	play, and v	erify 1004 HZ ir	nput fre-	
	(RCVR)		quency.			
	LOOP-NORMAL: TIMS	LOOP				
		ON As required				
	DISPLAY CON-	TRMT				
	NECTED TO:					

Step	Control	Settings	Test procedure	Performance standard
10	<i>TIMS</i> OUTPUT LEVEL:	As required.	On TIMS observe DBM display. Adjust OUTPUT LEVEL control clockwise to obtain correct input level for strapping (recorded in setup procedures) as fol- lows:	
11	<i>TIMS</i> DISPLAY CON- NECTED TO:	RCV	 a. VF module: A strap installed. b. VF module: B strap installed. On TIMS observe RCV HZ display. 	a16 -0.1 dBm. b. 0 ±0.1 dBm. 1004 ±5 Hz.
12			On TIMS observe DBM display and verify output level is correct for strapping (re- corded in setup procedures) as follows: a. VF module: C strap installed. b. VF module: C strap not installed.	a0 5 -0.5 dBm. b. +7 ±-0.5 dBm.
13	<i>TIMS</i> DOWN/UP: DISPLAY CON- NECTED TO:	As required TRMIT	On TIMS, while using DOWN/UP pushbuttons, observe TRMT HZ display and verify 304 ± 1 Hz low frequency input.	
14	<i>TIM</i> S OUTPUT LEVEL:	As required.	On TIMS, observe DBMI display. Adjust OUTPUT LEVEL control clockwise to obtain correct input level for strapping (recorded in setup procedures) as fol- lows: a. VF module: A strap installed. b. VF module: B strap installed.	a16 -0.1 dBm. b. 0 ±0.1 dBm.
15	<i>TIM</i> S DISPLAY CON-	RCV	On TIMS, observe RCV HZ display.	304 +5 Hz.
16 17	<i>TIMS</i> DOWN/UP: DISPLAY CON-	As required TRMIT	 On TIMS, observe DBMI display. Verify output level is correct for strapping (recorded in setup procedures) as follows: a. VF module: C strap installed. b. VF module: C strap not installed. On TIMS, while using DOWN/UP pushbuttons, observe TRMT HZ center display. Verify high frequency input of 	a0.5 -0.5 dBm. b. +7 -0.5 dBm.
18	NFCTED TO: <i>TIMS</i> OUTPUT LEVEL:	As required.	3004 ±1 Hz. On TIMS, observe DBAM display. Adjust OUTPUT LEVEL control clockwise to obtain correct input level for strapping (recorded in setup procedures) as fol- lows:	
19	<i>TIMS</i> DISPLAY CON- NECTED TO:	RCV	 a. VF module: A strap installed. b. VF module: B strap installed. On TIMS, observe RCV HZ display. 	a16 -0.1 dBm. b. 0 ±0.1 dBm. 3004 ±5 Hz.
20			 On TIMS, observe DBM right display. Verify output level is correct for strapping (recorded in setup procedures) as follows: a. VF module: C strap installed. b. VF module: C strap not installed. 	a0.5 -0.5 dBm. b. +7 ±0.5 dBm.

Step	Control	Settings	Test procedure	Performance standard	
21	<i>TIMS</i> MEASURE- MENT:	MESSAGE CIRCUIT NOISE	Verify idle channel noise dots not exceed following values for strapping (recorded in setup procedures):		
22	DISPLAY CON- NECTED TO: NOISE FILTER: <i>TIMS</i> MEASURE- MENT:	RCV C-MSG 3-LEVEL IMPULSE NOISE HITS and DROP- OUTS	 a. VF module: C strap installed. b. VF module: C strap not installed. On TIMS, while using DOVOIN/UP pushbuttons, observe TRMT IH center display. Verify input frequency of 1004 ±1 Hz. 	a. 23 dBm. b. 30 dBm.	
	DOWN/UP: DISPLAY CON- NECTED TO:	As required. TRMT			
23			 On TIMS, observe DBM right display. Adjust OUTPUT LEVEL control to obtain correct input level for strapping (recorded in set up procedures) as follows: a. VF module: A strap installed. b. VF module: B strap installed. 	a29 dBm. b13 dBm.	
24	<i>TIM</i> S DISPLAY CON- NECTED TO:	RCV	On TIMS, rotate IMPULSE NOISE LO THRESHOLD control to correct level for strapping (recorded in setup proce- dures) as follows: a. VF module, C strap installed: 55	a. None.	
	COUNT RATE: COUNT TIME 15 MIN: IMPULSE NOISE LO: THRESHOLD DISPLAY: NOISE	BELL STD ON As required. IMPULSE	b. VF module, C strap not installed: 62 dBm threshold.	b. None.	
25	TIMS PUSH TO START:	press	Observe number of impulse noise hits ex- ceeding threshold during 15 minute count time. CAUTION Follow test cable connection, se- quence specified in the following step to preclude possible shorting	Counts HI; not to exceed 1 noise count per 15 minutes.	
26	<i>MXTF (RCVR)</i> LOOP-NORMAL: <i>(BITE)</i> DIGITAL FUNCTION:	LOOP CLK RATE 50 Kb/S	Connect type A (bantam) test cable first to SIG jack on VF module and, then to SIG jack on BITE.	None.	
27	MXTF (BITE) ON HOOK-OFF		Verify CGA circuit in UUR forces E lead on hook by observing OFF HOOK lamp on BITE	Lamp off.	
' 28 -	<i>XTF (PWR</i> <i>SPLY)</i> C.G.A. DEFEAT:	press	Depress C.G.A. DEFEAT switch land ob- serve OFF HOOK lamp on BITE.	Lamp illuminates.	

Step	Control	Settings	Test pro	cedure			Performance	e standard
29	MXTF (PWR SPLY) C.G.A. DEFEAT	Press C.G.A. DEFEAT switch and observe OFF HOOK lamp on BITE.			ve l	Lamp off.		
	(BITE)	pross						
	ON HOOK-OFF							
	HOOK:	ON HOOK						
3-35.	Festing 0-20 Kb/s D	ata Module		Test				
				Cable	M	KTF Rear Panel		
I his te	est will verify that a	0-20 KD/s data module	e processes	Type	Connectors Unit		Unit/Ja	ack DATA
data without introducing errors, and will qualify t return to users.		rors, and will quality th		L	DATA	CHAINNELS 2	COMMUN	ICATIONS
a.	Test Equipment.			С	MBS	XMT DATA	MXTF Rea MBS RCV	ar panel, DATA
	(1) Checktran.(2) MXTF with	the following accessorio	es:	С	MBS	XMT CLK	CLK MXTF rear panel	
	Type C test	cables (2)			(4)	Set test equipme	ent switches as	s follows:
	Type L test	cable.		Unit	()	Swi	tch	Setting
b. repaire	Initial Equipment d data module as fo	Setup. Set up test eq llows:	uipment and	Checktra	n	DATA R. DATA B	ATE ITS	7640 8
to OFF	(1) Set power s	switch on PWR CONT	unit in MXTF			STOP U POWER	NIT	2 ON
	(2) Install UUR	into channel 2 position	of MXTF.			PATTER	RN SYNC	ASYNC
	(3) Connect tes	st equipment as follows	:			SYNC FXT CH	<	Out
				MXTF (P		NT) Power		ON

(RCVR) LOOP-NORMAL NORMAL c. Test Procedure. Verify performance of UUR in accordance with the following test procedure.

Step	ep Control Settings Test procedure			Performance standard
1	<i>CHECKTRAN</i> RESET: ERROR COUNT:	press	Observe accumulated error count on 3- digit readout of Checktran after 15 min- utes.	Not more than 5 errors.
2	<i>MXTF (RCVR)</i> LOOP-NORMAL:	LOOP	Observe Checktran 3-digit readout to ver- ify 0-20 kb/s data module responds to CGA by forcing all is output (maximum errors).	Readout indicates errors and OVERFLOW lamp illumi- nates within 10 seconds.
3	MXTF (RCVR) LOOP-NORMAL: CHECKTRAN RESET:	NORMAL	Observe that 3-digit Checktran readout for approximately 30 seconds.	000 (error free).
4	ERROR COUNT: UUR FAULT:	press	Verify manual fault test capability of UUR by observing the following: a. FAULT lamp on PWR SPLY unit. b. FAULT lamp on UUR. illuminates.	a. Lamp illuminates.b. Lamp illuminates.
3-36. This te data w for ret	Testing 50 kb/s D est will verify that a vith acceptable erro urn to users.	ata Module 50 kb/s data m or rates, and wil	odule processes Il qualify the unit a. Test Equipment. (1) Checktran. (2) MXTF with t	he following accessories:

- Type C test cables (2)
- Type L test cable.

(4) Set Checktran switches as follows:

DATA RATE

DATA BITS

STOP UNIT

PATTERN PR

POWER

PR CODE

Switches

Setting

3754

6

2

ON

on

2047

b. Initial Equipment Setups. Set up test equipment and repaired 50 kb/s data module as follows:

(1) Set power switch on PWR CONT unit in MXTF to OFF.

(2) Install UUR into channel 2 position of MXTF.

(3) Connect test equipment as follows:

Sten	Control	Settings	Test procedure	Performanc	e standard			
С	MBS XMT CLK RCV CLK	MXTF rear panel, MBS						
· ·	MBS RCV [<i>c.</i> Test Procedu in accordance with th	edure.				
С	MBS XMT DATA	COMMUNICATION EQUIPMENT MXTF rear panel.	NS Allow equip minutes bef	Allow equipment to warm up for 5 minutes before proceeding with test.				
L	DATA CHANNELS	2 Checktran, DATA	(NOTE				
Туре	Connectors	Unit/Jack	(RCVR)	LOOP-NORMAL	NORMAL			
Cable	MXTF Rear Pane	el	MXTF (PWR CONT)	Power	ON			
lest				SYNC	AUTO			
-				EXT CLK	IN			

Unit

Step Control Settings		iest procedure	i enormance stanuaru			
1	CHECKIRAN		Obser	ve accumulated error count on	No	t more than 3 errors.
	RESET:	press	Che	ecktran 3-digit readout after 24 min-		
	ERROR COUNT:	press	utes	3.		
2	MXTF (RCVR)		Obser	ve Checktran 3-digit readout to ver-	Re	adout indicates errors, lamp
	LOOP-NORMAL:	LOOP	ifv L	JUR data module responds to CGA		illuminates within 10 sec.
	CHECKTRAN		by f	orcing all 1s output (maximum		
	PATTERN 1-0:	press	erro	ors). Observe OVERELOW lamp on		
		P.000	Check	dran		
З	MXTE (RCVR)		Press	Checktran ERROR COLINT nush-	Re	adout indicates 000 (error
0			hu#	on and observe 2 digit readout indi		free)
		NORMAL	Duit			nee).
			Cale	als 20 as a set de		
	RESET:	press	mat	ely 30 seconds.		
4	UUR		Verify	manual fault test capability of 50		
	FAULT:	press for stop	kb/s	data module by observing the fol-		
			lowing	g:		
			a.	FAULT lamp on PWR SPLY panel.	a.	Lamp illuminates.
			b.	FAULT lamp on 50 kb/s data mod-	b.	Lamp illuminates.
			ule	·		·

3-37. Testing Multirate Data Module

This test will verify that a multirate data module processes data with acceptable error rates, and will qualify a module for return to users.

- a. Test Equipment.
 - (1) Checktran,
 - (2) MXTF with the following accessories:
 - Type A test cables (2)
 - Type B test cables (3)
 - Type C test cables (2)
 - Type L test cable.

b. Initial Equipment Setup. Set up test equipment and repaired data module as follows:

(1) Set power switch on PWR CONT unit in MXTF to OFF.

(2) Remove any channel modules that may be installed in MXTF.

(3) Connect test equipment as follows:

Test		
Cable	MXTF Rear Panel	
Туре	Connectors	Unit/Jack
L	DATA CHANNELS 2	Checktran, DATA
		COMMUNICATIONS
		EQUIPMENT
С	MBS XMT DATA	MXTF rear panel,
		MBS RCV DATA
С	MBX XMT CLK	MXTF rear panel,
		MBS RCV CLK

Change 1 3-237

(4) Set test equipment switches as follows:			NOTE			
<i>Unit</i> Checktran	Switch DATA RATE DATA BITS STOP UNIT	Setting 7767 8 2	<i>c. Test Procedure.</i> Perform the following steps verify the performance of a multirate data module.			
MXTF (PWR CO (RCVR)	POWER PATTERN PR PR CODE SYNC EXT CLK ONT) Power LOOP-NORMAL	ON ON 2047 AUTO OUT ON NORMAL	NOTE Disregard all fault and alarm indications that occur during strapping changes in the following procedure.			

Step	Control	Settings	Test procedure	Performance standard		
1			Check 512 kb/s, internal clocks, adjacent channel operation as follows: a. Set strapping switches on UUR for 512 kb/s, internal clock, adjacent channel operation (table 3-4), and install in channel 2 position of	a. None.		
2	CHECKTRAN RESET: ERROR COUNT:	press press	 b. Check 512 kb/s operation of data module on internal clock, adjacent channel condition, by observing 3- digit Checktran display. Check 256 kb/s, internal clock, adjacent 	b. Not more than 30 counts within 10 min of pressing ERROR COUNT switch.		
			channel operation as follows: a. Set strapping s witches on UUR for 256 kb/s, internal clock, adjacent channel operation (table 3-4), and install in channel 2 position of MXTF.	a. None.		
3	CHECKTRAN DATA R ATE: RESET: ERROR COUNT:	7756 press press	 b. Check 256 kb/s operation of data module with internal clock and adja- cent channel selected by observing accumulated error count on 3-digit Checktran display. Check 128 kb/s, internal clock, adjacent operation on so followo: 	b. Not more than 15 counts within 10 min of pressing ERROR COUNT switch.		
			a. Set strapping switches on UUR for 128 kb/s, internal clock, adjacent channel operation (table 3-4), and install in channel 2 position of MXTF	a. None.		
4	CHECKTRAN DATA RATE: RESET: ERROR COUNT:	7734 press press	 b. Check 128 kb/s operation of data module with internal clock and adja- cent channel selected by observing accumulated error count on 3-digit Checktran display. 	b. Not more than 8 counts within 10 min of pressing ERROR COUNT switch.		
-			ation as follows: a. Set strapping switches on UUR for 64 kb/s, internal clock, (table 3-4), and install in chan-	a. None.		
	CHECKTRAN DATA RATE: RESET: ERROR COUNT:	7712 press press	 b. Check 64 kb/s operation of data mod- ule with- internal clock by obser- ving accumulated error count on Chectran display. 	b. Not more than 4 counts within 10 min of pressing ERROR COUNT switch.		

Step	Control	Settings	Test procedure		Performance standard	
5		(Check 56 kb/s, internal clock oper- ation as follows: a. Set strapping switches on UUR for 56 kb/s, internal clock operation (table 3-4), and install in channel 2	a.	None.	
	CHECKTRAN DATA RATE: RESET:	7735 press	 position of MXTF. b. Check 56 kb/s operation by observing 3-digit Checktran display. 	b.	Not more than 3 counts within 9 min of pressing ERROR COUNT switch.	
6	ERROR COUNT: CHECKTRAN PATTERN 1-0: RESET: ERROR COUNT: MXTF (RCVR) LOOP-NORMAL	down press press LOOP	Observe Checktran 3-digit readout to ver- ify UUR responds to CGA by forcing all is output (maximum errors). Observe OVERFLOW lamp on Checktran.	Rea	adout indicates errors; lamp illuminates within 10 sec.	
7	MXTF (BITE)	(Check 56 kb/s, external clock, operation as			
	DIGITAL FUNCTION:	EXT CLK	a. Set strapping switches on UUR for 56 kb/s external clock (table 3-4), and install in channel 1	a.	None. operation	
			 b. Connect test cables between BITE and UUR as follows: 	b.	None.	
		Test Cable Ty B (turret) B (turret) B (turret) A (bantar A (bantar	PPEBITE JackUUR Jack RCV CLK IN RCV DATA IN XMT CLK INn)XMT CLK INxMT CLK OUTXMT CLK OUTn)XMT CLK OUTxMT DATA OUTXMT DATA IN C.c.Observe SYNC BIT ERROR, and BER > 10^{-2} lamps on BITE. > 10^{-2} lamps off.	C.	SYNC lamp illuminates on BIT ERROR and BER	
8	<i>UUR</i> FAULT:	v press for	Verify manual fault test capability of data module by observing lamps as follows.			
		steps a and b	a. FAULT lamp on PWR SPLY unit.	a.	Lamp illuminates.	
			 FAULT lamp on multirate data mod- ule. 	b.	Lamp illuminates.	
9		(Check loss of external clock response as follows:			
			a. Disconnect type B test cable from XMT CLK IN on BITE.	a.	None.	
			b. Check response of UUR to loss of ex- ternal clock by observing SYNC, BIT ERROR, and BER $> 10^{-2}$ lamps on BITE.	b.	SYNC lamp off; BIT ERROR and BER $> 10^{-2}$ lamps illuminate.	

3-38. Testing BITE Module This test will measure the BITE module's VF oscillator outputs and will test BITE metering circuits using known VF inputs. It will also verify the accuracy of the BITE dc metering circuits and check BITE digital circuit clock outputs.

- This test will qualify a BITE module for return to users. a. Test Equipment.
 - (1) TA-855/U.
 - (2) TS-3329/U.
 - (3) AN/USM-281C.

- (4) CP-772A/U.
- (5) DMM.
- (6) MXTF with the following accessories: Extender board TRW 17191-010 Type A (bantam) test cables (2) Type B (turret) test cables (3) Type G test cable Type J test cable
- (7) Spare multirate data module.

b. Initial Equipment Setup. Set up test equipment and repaired BITE module as follows:

(1) Set power switch on PWR CONT unit in MXTF to OFF.

(2) Extend UUR in MXTF.

(3) Rotate SAMPLE RATE control 1/2-turn clockwise to apply power to CP-772A/U.

(4) Pull POWER switch on AN/USM-281C to on position.

(5) Set power switch on PWR CONT unit in MXTF to ON.

NOTE

Allow equipment to warm up for 5 minutes before proceeding with test.

c. Test Procedure. Verify performance of the UUR in accordance with the following test procedure.

						Performance standard
Step	Control	Settings	Test p	procedure		or fig. 3-46
1	UUR DIGITAL FUNCTION:	CLK RATE 20 kb/s	With DMM, measure and record exact dc input voltages of BITE analog board (left connector) between pin 15A (ground) and each listed pin.			As listed below.
			NOT Although these re only to verify acc UUR dc metering should be within t indicated below.	E eadings are used uracy of the circuit, they the voltage range		
2	<i>UUR</i> VF FUNCTION: DC SUPPLY SELECT:	DCV As required	indicated below. Pin 14B 7B 6B 2A 9B 1A 2B 3B 8B 3A Rotate DC SUPPLY SELECT switch to each of its positions and compare indica- tions on UUR meter with voltage re- corded in step 1 above. Any difference		-	$\begin{array}{c} -52 \pm 6V \\ -42 \pm 4V \\ -38 \pm 2V \\ -13 \pm 2V \\ -13 \pm 2V \\ -13 \pm 2V \\ -7 \pm 1V \\ -5 \pm 0.7V \\ +7 \pm 1V \\ +13 \pm 2V \\ +13 \pm 2V \\ \mathrm{As \ listed \ below.} \end{array}$
			recorded voltage switch Position -48V -42V -38V -12V PS2 -12V PS1 -7V -5V +7V +12V PS1 +12V PS1 +12V PS1 +12V PS2	e tolerance listed below: Extender Board Connector Pins 14B 7B 6B 2A 9B 1A 2B SB 8B 3A	Recorded Voltage Tolerance ±2.0V ±2.0V ±1.0V ±1.0V ±0.7V ±0.5V ±0.7V ±1.0V ±1.0V	

Normal indication Step Control Setting Trouble sectionalization chart or fig 3-46 3 UUR Connect type G test cable from VF OSC DIGITAL jack on UUR panel to INPUT 310 jack on TA-855/U. FUNCTION: POWER OFF MXTF (PWR CONT) Power: OFF TA-855/U **RESPONSE:** DAMP NOISE WTG: C-MSG INPUT: TMS TERM RANGE: 0 dBm VF IN FUNCTION: 600 BAL Set VF FUNCTION and OSC LEV 4 MXTF (PWR As listed below. CONT) switches to positions indicated in a Power: ON through f below, and observe perform-TA-855/U ance standard on TA-855/U dBm meter. POWER: ON UUR **VF FUNCTION** DIGITAL CLK RATE **OSC LEV** FUNCTION: 20 kb/s Switch Switch VF FUNCTION: As required Position Position OSC LEV: As required CHANLEVXMT $0 \, dB$ 0 ±0.5 dBm. a. a. -16 ±0.5 dBm. b. CHAN LEV XMT -16 dB b. CHAN LEV RCV 0 dB -23.5 ±0.5 dBm. C. c. LOOP TEST 0 dB 0 +0.5 dBm. Ь Ь e. LOOP TEST -16 dB e. -16 ±0.5 dBm. COM GAIN XMT $0 \, dB$ f. -13.5 ±0.5 dBm. f. TA-855/U 5 Remove type G test cable from between None. OFF TA-855/U and UUR. POWER: CP-772A/U 6 Check oscillator frequency as follows: SENSITIVITY: Connect type J between VF OSC jack a. a. None. 1 on UUR and AC SIGNAL INPUT TIME BASE: 1 μs FUNCTION: connector on CP-772A/U. Turn FREQ SAMPLE RATE control 1/2-turn UUR **VF FUNCTION:** COM GAIN clockwise to apply power to CP-772A/U. XMT h Measure frequency at VF OSC jack 1020 ±20 Hz. b. on UUR. Remove type J test cable between UUR and CP-772A/U. 7 Connect type G test cable between VF TS-J329/U None. FREQUENCY METER jack on UUR panel and OUT-RANGE: X100 PUT 310 jack on TS-3329/U. 10.2 FREQ Hz: FUNCTION: 600 OUTPUT -16.5 dBm LEVEL: POWER: ON 8 TS-3329/U As listed below. Set controls/switches as listed below, and OUTPUT observe performance standard for each LEVEL: As required setting on UUR meter. UUR OUTPUT METER VF FUNCTION: As required VF METER ATTEN: As required LEVEL **FUNCTION** ATTEN (UUR) (UUR) (TS-3329/U) -16.5 DBM COM GAIN RCV 0 dB 0 ±0.4 dB -16.5 DBM COM GAIN XMT 0 dB 0 ±0.4 dB 0 DBM LOOP TEST 0 dB 0 .0.4 dB 0 DBM LOOP TEST 10 dB -10 ±2 dB -6.4 DBM CHAN LEV XMT 0 dB 0 ±0.4 dB CHAN LEV RCV

0 DBM

0 DBM

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

0 dB

10 dB

CHAN LEV RCV

0 ±0.4 dB

-10 ±2 dB.

Step	Control	Setting	Trouble sectionalization chart	Normal indication or fig 3-46
9	<i>TS-3329/U</i> POWER: <i>UUR</i> METER ATTEN: VF FUNCTION:	OFF 0 DB SELF TEST	Disconnect type G test cable from between VF METER jack on UUR and OUT- PUT 310 jack on TS-3329/U. Observe the following meter and lamp conditions: a. SELF TEST FAIL LAMP on BITE.	a. Lamp does not illuminate.
10	<i>UUR</i> METER ATTEN:	10 DB	 b. UUR meter. Observe the following meter and lamp con- ditions: a. SELF TEST FAIL LAMP on UUR. 	 b. 0 ±0.4 dB. a. Lamp illuminates.
11 I	<i>uur</i> on hook- off hook:	ON HOOK	 b. UUR meter. Reconnect test cables and check the following: a. Connect one end of type A (bantam) test cable into SIG jack on UUR. Use DMM to measure voltage between ring and shield (ground) of loose end. 	b10 ±1 dB. a. 0V.
	<i>UUR</i> ON HOOK- OFF HOOK:	OFF HOOK	 Do not permit loose end of type A (bantam) test cable to short -42V off hook signal to ground. b. Place switch in OFF HOOK position. Use DMM to verify off hook voltage between ring (-42V) and shield of loose end of type A (bantam) test cable 	b41 ±3V.
12	UUR ON HOOK-		At loose end of type A (bantam) test cable, short tip to shield and observe OFF	Lamp illuminates.
13	UUR DIGITAL FUNCTION:	SELF TEST	Observe SYNC and SELF TEST FAIL lamps on UUR.	SYNC lamp illuminates; SELF TEST FAIL lamp is off.
14	UUR XMT ERROR	hold for step	Observe SYNC, BIT ERROR and BER $> 10^{-2}$ lamps on UUR.	SYNC and BIT ERROR illumi- nated; BER > 10 ⁻² is off.
15	UUR DIGITAL FUNCTION: AN/US11-281C VOLTS/DIV: (left)	CLK RATE 20 kb/s 2V	Connect type J cable between XMT CLK OUT jack on UUR and the left channel input of the AN/USM-281C.	Waveform A.
16	TIME/DIV: TRIG SOURCE: UUR DIGITAL FUNCTION: ANV/US-281C	20 μs LEFT CLK RATE 50 kb/s	Check signal at XMT CLK OUT jack on UUR.	Waveform B.
17	TIME/DIV: UUR DIGITAL FUNCTION:	10 μs CLK RATE 20 kb/s	Connect type J test cable between AC SIG- NAL INPUT connector on CP-772A/U and XMT CLK OUT jack on UUR, and	19.693 ±0.5 kHz.
18	UUR DIGITAL FUNCTION:	CLK RATE 50 kb/s	observe output frequency. Leaving type J cable between AC SIGNAL INPUT connector on CP-772A/U and XMT CLK OUT jack on UUR, observe output frequency.	50.000 ±0.012 kHz.

3-242 Change 1

						Р	erformance standard
Step	Control	Settings	Test proc	edui	е		or fig. 3-46
19	UUR DIGITAL FUNCTION:	EXT CLK	Disconnect type J test cable. Install spare multirate data module in one of MXTF data channel positions, and verify UUR acceptance of external clock input as follows:		As	listed below.	
		Teet			Multirate		
		Test Cable Type B (turret) B (turret) B (turret) A (bantam) A (bantam)	UUR Jack RCV CLK IN RCV DATA IN XMT CLK IN XMT CLK OUT XMT DATA OUT	to to to to	Data Module Jack RCV CLK RCV DATA XMT CLK OUT XMT CLK IN XMT DATA IN		
	<i>MXTF (RCVR)</i> LOOP-NORMAL:	LOOP	a. Observe SYNC, RCV CLK LOSS, BIT ERROR, and BER BER > 10 ⁻² lamps on UUR.		a.	SYNC lamp illuminates; RCV CLK LOSS, BIT ERROR, BER > 10^{-2} lamps off	
	LOOP-NORMAL:	NORMAL	b. Observe SYNC, BIT ERROR, and on UUR.	RCV d BE	[/] CLK LOSS, R > 10 ⁻² lamps	b.	SYNC and RCV CLK LOSS lamp off; BIT ERROR, and BER > 10^{-2} lamps illuminate.

3-39. Testing Power Supply Group

The only power supply units that require performance testing are the TRF unit and the PWR SPLY unit. Instructions for testing these units are provided in the following paragraphs.

3-40. Testing TRF Unit

This test will verify that a TRF unit transforms ac input power into correct dc output power with acceptable ripple, and will qualify a unit for return to users.

WARNING

Hazardous voltage may be exposed during the following test. Follow all power-on and power-off instructions exactly, and avoid contact with electrical circuits at all times.

- a. Test Equipment.
 - (1) AN/USM-281C.
 - (2) PMTF with the following accessories: TRF test cable



Figure 3-46. BITE test waveforms.



Figure 3-47. TRF unit performance test setup diagram.

Type K test cable

TRF cover with ground strap.

b. Initial Equipment Setup. Set up test equipment and repaired TRF unit as follows:

(1) Set POWER switch on PMTF to OFF.

(2) Remove protective cover from TB1 on UUR.

(3) Connect test equipment as shown in figure 3-47.

(4) Install special protective cover (supplied with PMTF) over TB1 on UUR; then, attach ground strap on cover to ground bus on PMTF.

(5) Verify that 230 Vac jumper is not installed between terminals 2 and 3 of TB2 on UUR, and that 117 Vac jumper is installed between terminals 1 and 3, and 2 and 4.

NOTE Testing TRF in 117 volt configuration also verifies 230-volt operation.

(6) Set test equipment switches as follows:

Unit	Switch	Setting
PMTF	LOAD (11 switches)	OFF
	MODULE TEST	TRF TEST
	TRF INPUT LINE	0 Vac
	ADJUST	
	OUTPUT SELECT	TRFIN
	FAULT SIMULATION	NORMAL
	(seven switches)	
	POWER	ON
AN/USM-281C	VOLTS/DIV (left)	0.5V
	TIME/DIV	5.0 ms
	TRIG	LEFT
	COUPLING	AC
	POWER	Pull

NOTE Allow equipment to warm up for 5 minutes before proceeding with test.

c. Test Procedure. Verify performance of the UUR in accordance with the following procedure.

D (

.

Step Control				Performance standard
		Settings	Test procedure	or fig. 3-47
1	PMTF TRF INPUT	107 \/oo	Observe UUR input on VOLTS readout on PMTF, and slowly turn TRF INPUT	127 ± 0.5 Vac.
2	PMTF OUTPUT		Observe performance standard on VOLTS display on PMTF.	-70 ± 2V.
3	PMTF TRF INPUT LINE ADJUST: LOADS TRF: OUTPUT	115 Vac MIN	Observe UUR input on PMTF VOLTS readout, and slowly turn TRF INPUT LINE ADJUST control to obtain exact input reading.	115 ± 0.5 Vac.
	SELECT:	TRFIN		
4	<i>PMTF</i> OUTPUT SELECT:	TRFOUT	Observe performance standard VOLTS and AMPS displays on PMTF.	-52 -6V. 1.0 ± 0.2 A.
5	PMTF		Verify maximum load performance of	-50 -6V.
	LOADS TRF:	max	UUR by checking indication VOLTS and AMPS displays on PMTF.	3.4 ± 0.4 A.
6			Check ripple content of -50 Vdc UUR output at OUT - and OUT + test points ON PMTF.	Ripple does not exceed 2.5V peak-to-peak.
7	<i>PMTF</i> TRF INPUT LINE ADJUST: POWER: TRF LOAD:	0 OFF OFF	Test is complete. Disconnect test equip- ment from UUR as follows: WARNING Verify that POWER switch on PMTF is set to OFF. a. Remove special protective cover from UUR TB1, and disconnect ground strap to PMTF.	None. a. None.

					Performance st	tandard
Step	Control	Settings	Test pr	ocedure	or fig. 3-4	7
			b. Disconnect T terminals 1 th TRF connecto	RF test cable from TB1 rough 4 on UUR from or on PMTF.	b. None.	
			d. Reinstall norr	rs at TB2. nal protective cover on	d. None.	
3-41. The F section both a test with correct	Testing PW WR SPLY and a dc-to c and dc pov Il verify that thy, and will o	R SPLY Unit unit contains a mon o-de converter. The ur wer supply group confi both parts of the unit ualify the unit for return	itor and alarm hit is identical in gurations. This are functioning n to users.	<i>Unit</i> PMTF	<i>Switches</i> LOADS (all except TRF) OUTPUT SELECT MODULE TEST POWER	Setting MIN -48V INT MOD INPUT ON
a.	Test Equip (1) AN/L (2) AN/L (3) PMT	<i>ment.</i> JSM-281C (with X10 pr JSM-223. F.	robe).	AN/USM-281C DMM	VOLTS/DIV (left) TIME/DIV TRIG SOURCE COUPLING POWER POWER	02V 10 ,s LEFT AC Pull ON
<i>b.</i> and re PMTF.	initial Equip paired PWR (1) Set F (2) Inser	oment Setup. Set up SPLY unit as follows: POWER switch on PM ⁻ t PWR SPLY unit into	TEST equipment TF to OFF. test position of	Allow e minutes c. Test Pro in accordance w	NOTE equipment to warm up for before proceeding with te becedure. Verify performance ith the following test procedu	or 5 est. e of the UUR ire.

V. 02 A.
02 A.
02 A.
02 A.
02 A.
09 A.
03 A.
V
3 A.
04 A.
Α.

Step	Control	Settings	Test procedure	Performance standard
_				
9	PMTF		Check supply minimum load reading on	-7 +0.3V
	LOADS -7:	MIN	VOLTS and AMPS readouts on PMTF.	0.000A.
10	PMTF		Check supply maximum load reading on	-5 ±0.3V
	OUTPUT		VOLTS and AMPS readouts on PMTF.	0.294 ±0.03 A.
	SELECT:	-5(2)		
	LOADS -5(2):	MAX		
11	PMTF		Check supply minimum load reading on	-5 -0.3V
	LOADS -5(2):	MIN	VOLTS and AMPS readouts on PMTF.	0.000 A.
12	PMTF		Check supply maximum load reading on	-5 +0.3V
	OUTPUT		VOLTS and AMPS readouts on PMTF.	12.43 ±1.2 A.
	SELECT:	-5(1)		
	LOADS -5(1):	MAX		
13	PMTF		Check supply minimum load reading on	-5 -0.3V
	LOADS -5(1):	MIN	VOLTS and AMPS readouts on PMTF.	5.94 ±0.6 A.
14	PMTF		Check supply maximum load reading on	+12 ±0.5V
	OUTPUT		VOLTS and AMPS readouts on PMTF.	0.207 +0.05 A
	SELECT:	+12(1)		0.201 20100 / 4
	10ADS + 12(1)	MAX		-
15	PMTE		Check supply minimum load reading on	+12 +0 5\/
15		MIN	VOLTS and AMPS readouts on PMTF	$0.185 \pm 0.02 \Delta$
16	DMTE		Check supply maximum load reading on	-12 -+0 5V
10			VOLTS and AMPS readaute on DMTE	$-12 - \pm 0.3 \text{ V}$
		10(1)	VOLTS and AMPS readouls on PMTF.	0.214 ±0.02 A.
		-12(1)		
47	LUADS -12(1):	INIAX		
17	PMIF	N AIN I	Check supply minimum load reading on	-12-0.5V
	LOADS -12(1):	MIN	VOLIS and AMPS readouts on PMIF.	0.157 ±0.02 A.
18	PMIF		Check supply maximum load reading on	+12 ±0.5V
	OUTPUT		VOLTS and AMPS readouts on PMTF.	0.015 ±0.002 A.
	SELECT:	+12%2)		
	LOADS +12(2):	MAX		
19	PMTF		Check supply minimum load reading on	+12 ±0.5V
	LOADS +12(2):	MIN	VOLTS and AMPS readouts on PMTF.	0.00 A.
20	PMTF		Check supply maximum load reading on	-12 -0.5V
	OUTPUT		VOLTS and AMPS readouts on PMTF.	0.029 ±0.003 A.
	SELECT:	-12(2)		
	LOADS -12(2):	MAX		
21	PMTF		Check supply minimum load reading on	-12 0.5V
	LOADS -12(2):	MIN	VOLTS and AMPS readouts on PMTF.	0.014 ±0.003 A.
22	PMTF		Check supply reading on VOLTS readout	+15 ±2V.
	OUTPUT		on PMTF.	
	SELECT:	+15		
23	PMTF		Check supply reading on VOLTS readout	-15 -2V.
	OUTPUT		on PMTF.	
	SELECT	-15		
24	PMTF		Momentarily place SHORT TEST switch	+5.9 ±0.6V
	OUTPUT		in the TEST position and observe VOLTS.	5.45 +0.56 A
	SELECT:	+7	and AMPS readout on PMTF.	
	SHORT TEST:	+7		
		MAX		
25	PMTF		Momentarily place the SHORT TEST	-7 +-0 6\/
20			switch in TEST position and observe	57+06A
	SELECT	-7	VOLTS and AMPS readoute on PMTE	0.7 ±0.0 A.
		-7		
		-, MINI		
		101/3/3		

26 PMTF Perform the following: a. -5 SELECT: -5(1) TEST switch in TEST position, and 12 LOADS -7: MIN observe VOLTS and AMPS readouts 12 SHORT TEST: -5 on PMTF. 0 LOAD -5(1): MAX b. After performing step a above, set b. No 27 Connect 10 to 1 probe of AN/USM-281C As liste to each of the following test points. Connect 10 to 1 probe of AN/USM-281C As liste 27 Connect 10 to 1 probe of AN/USM-281C As liste to each of the following test points. Connect ground lead to probe to DGD 27 Connect ground lead to probe to DGD test point on PMTF. Check that peak- to -peak switching noise does not exceed performance standards indicated below: Less than a. -38 a. 2.00 a. -42 c. 2.00 b. -12(2) f. 1.5 g. -12(1) g. 2.00 h. -7 h. 1.5 g. -12(2) i. 2.00 i. -12(2) i. 2.00<	·5 -±0.3V 2.15 ±1.2 A.
b. After performing step a above, set LOAD -5(1) switch to MIN. 27 27 27 27 27 27 27 27 27 27	
LOAD -5(1) switch to MIN. Connect 10 to 1 probe of AN/USM-281C As liste 27 Connect 10 to 1 probe of AN/USM-281C As liste 28 Connect ground lead to probe to DGD to -peak switching noise does not exceed 29 PAMTF Check ALARMS lamps on PWR SPLY Lamps in 28 UUR Check ALARMS lamps on PWR SPLY Lamps in 29 PAMTF Check ALARMS lamps on PUR SPLY Lamps in 29 PAMTF Check fault simulation by observ- Lamp ii 29 PAMTF Check fault simulation by observ- Lamp ii 20 I.SOUT: FAULT Check loss of input simulation by observ- Lamp ii 20 PMTF Check kaus on jung. Lamp ii Lamp ii 21 PMTF Check kaus on jung. Lamp ii 23 PMTF Check kaus on jung. Lamp ii 24 Check kaus on jung. Lamp ii Lamp ii 25 FAULT Check kaus on jung. Lamp ii 26 PMTF Check kaus on jung. Lamp ii 27 Kaus on jung. Lamp ii Lamp ii	lone.
a. -38 a. 2.0 b. $-5(1)$ b. 1.5 c. -42 c. 2.0 d. $+12(1)$ d. 1.5 e. $+7$ e. 1.5 f. $+12(2)$ f. 1.5 g. $-12(1)$ g. 2.0 h. -7 h 1.5 i. $-12(2)$ i. 2.0 i. $-5(2)$ j. 1.5 28UURCheck ALARMS lamps on PWR SPLYLAMP TEST:pressunit.unit.29PAMTFCheck loss of output simulation by observ-LSOUT:FAULTing C.G.A. lamp on UUR.30PMTFCheck fault simulation activates FAULTLSOUT:NORMALlamp on UUR.FLTBUS:FAULT31PMTFCheck loss of input simulation by observ-LAMP TEST:Lamp inJETRUS:FAULTJETRUS:NORMALJETRUS:	ted below.
28 UUR Check ALARMS lamps on PWR SPLY Lamps 28 LAMP TEST: press unit. Lamps 29 PAMTF Check loss of output simulation by observ- Lamp il 1 LSOUT: FAULT ing C.G.A. lamp on UUR. Lamp il 30 PMTF Check loss of input simulation activates FAULT Lamp il 1 LSOUT: NORMAL lamp on UUR. 51 PMTF Check loss of input simulation by observ- Lamp il 51 PMTF Check loss of input simulation by observ- Lamp il	2.0V p top .5V p to p 2.0V p top .5V p to p .5V p to p .5V p to p 2.0V p to p
LAMP TEST: press unit. 29 PAMTF Check loss of output simulation by observ- Lamp il LSOUT: FAULT ing C.G.A. lamp on UUR. Lamp il 30 PMTF Check fault simulation activates FAULT Lamp il LSOUT: NORMAL lamp on UUR. Lamp il FLTBUS: FAULT Check loss of input simulation by observ- Lamp il 31 PMTF Check loss of input simulation by observ- Lamp il FLTBUS: NORMAL ing C.G.A. lamp on LUP Lamp il	illuminate.
FLTBUS: FAULT 31 PMTF Check loss of input simulation by observ- Lamp il FLTBUS: NORMAL ing C G A Jamp on LULP) illuminates.) illuminates.
	illuminates.
32 PMTF Check local loop simulation by observing Lamps LSIN: NORMAL LOCAL LOOP and C.G.A. lamps on	s illuminate.
33 PMTF Check remote loop simulation by observing Lamps LOCLP: NORMAL REMOTE LOOP and C.G.A. lamps on REMLP: FAULT UUR.	s illuminate.
34 PMTF Check loss of frame simulation by observ- Lamp il REMLP: NORMAL ing C.G.A. lamp on UUR. LSFR: FAULT	illuminates.
35 PMTF Check remote alarm simulation by observ- Lamps LSFR: NORMAL ing REMOTE ALARM and C.G.A. REMAL: FAULT lamps on UUR. 36 PMTF	s illuminate.
REMAL: NORMAL 37 Using AN/USM-223, measure resistance between relay contacts for each of the PMTF control settings listed below:	6
PMTF Relay Contacts LSOUT: FAULT a. K1 NO to C a. Contacts NORMAL b. K1 NC to C D. Contacts	Condition Continuity Open. Continuity

Step	Control	Settings		Test procedure		Performance standard		
				Relav	Contacts		Condition	
	FI TBUS [.]	FAULT	C	K2	NO to C	e	Continuity	
	1212000.	171021	0.		NC to C	0.	Open	
		NORMAL	Ь	K2	NC to C	Ь	Continuity	
		NOTAMIAL	u.	112	NO to C	u.	Open	
		ΕΔΙ ΙΙ Τ	а	KS	NO to C	а	Continuity	
	LOIN.	THOET	u.	NO	NC to C	а.	Open	
			f	K3	NC to C	f	Continuity	
		NORMAL	1.	NO	NO to C		Open	
		ΕΔΙ ΙΙ Τ	a	КЛ	NO to C	a	Continuity	
	LOOLI .	TAULT	y.		NC to C	· 9.	Open	
			h	KI	NC to C	h	Continuity	
		NORMAL		114	NO to C		Open	
			;	KE.	NO to C	;	Open.	
	REIVILF.	FAULT	1.	КЭ		١.	Open	
			;	Ke		;	Open.	
		NORMAL	J.	NO		J.	Open	
			Ŀ	KC		Ŀ	Open.	
	LSFR:	FAULI	к.	K0		К.	Continuity	
				KC			Open.	
		NORMAL	Ι.	K0		Ι.	Continuity	
	5	055		1/7	NO to C		Open.	
	Power:	OFF	m.	K/	NC to C	m.	Continuity	
		e			NO to C		Open.	
		ON	n.	K7	NO to C	n.	Continuity	
		- -		1/0	NC to C		Open.	
	LSIN:	FAULI	0.	K8	NO to C	0.	Continuity	
					NC to C		Open.	
		NORMAL	р.	K8	NC to C	р.	Continuity	
					NO to C		Open.	
	LSIN:	FAULT	q.	K9	NO to C	q.	Continuity (after approxi-	
							mately 15 \pm 5 seconds).	
		NORMAL					None.	
38			Using	the AN/U	SM-223, check signal			
			leve	el betweer	n DGD (ground) test point			
			on	PMTF and	l each of following test			
			poi	nts.	, C			
	LOCLP:	NORMAL	а.	Measure	force-all-ones output at	a.	-5 ± 0.6V	
		-		FRC1 te	st point			
	LOCI P	FALILT	h	Measure	force-all-ones output at	h	$0 \pm 0.8V$	
	LOOL! .	TROET	υ.		st point	0.	0 ± 0.01	
			0	Moonura	CCA output at CCA toot	0	$E \pm 0.5V$	
			C.	neint	CGA output at CGA lest	C.	$-5 \pm 0.5 V$	
	LS001.	NORMAL		point.				
	LSOUT:	FAULI	d.	Measure	CGA output at CGA test	d.	$0\pm0.5V$	
				point.				
	LSOUT:	NORMAL	е.	Measure	CGA bus output at CGAB	e.	$-5 \pm 0.5 V$	
	LSIN	NORMAL		test poin	t			
	LSIN:	FAULT	f.	Measure	CGA bus output at CGAB	f.	0 ± 0.5V	
				test poin	t.			
	LSFR:	FAULT	α.	Measure	CGA bus output at CGAB	α.	-5±0.5V	
	I SIN	NORMAI	9.	test noin	t	5.		
	2011			1001 0011				
			h	Moosuro	\overline{CGA} bus output at \overline{CGAB}	h	$0 \pm 0.5 V$	
	LOPR.	NORWAL	n.	toot point		11.	0 ± 0.5 V	
				test poin				
	KEMAL:	NORMAL	١.	ivieasure	CGA delay output at	١.	$-5 \pm 0.5 V$	
				CGADLY	test point.			

Step Control		Settings	Test procedure	Performance standard
	REMAL:	FAULT	 Measure CGA delay output at CGADLY test point after approxi- mately 15±5 seconds. 	j. $0 \pm 0.8V$ after 15 ± 5 seconds
	RMAL		k. Measure OGA output at OGA test	k5 ±0.5∨
	LOLIN.	NORMAL	point.	
	LSIN:	FAULT	 Measure OGA output at OGA test point 	I. 00.V
	LSIN:	NORMAL	m. Measure OGA output at OGA test	n. $-5 \pm 0.5 V$
	LSFR	NORMAL	point.	
	LSFR:	FAULT	 Measure OGA output at OGA test point. 	n. 0 ±0.5V
39	PMTF		Verify CGA DEFEAT switch prevents	Lamp off.
	LSFR: UUR	FAULT	illumination of CGA lamp on UUR.	
	CGA DEFEAT:	press for step		

3-42. Rear Assembly Testing

a. Test Equipment. The only test equipment required is the AN/USM-223.

b. Test Conditions and Connections. The rear assembly is tested by using the AN/USM-223 to verify wiring continuity and absence of shorts in accordance with the wiring data contained in appendix B.

c. Initial Test Equipment Settings. The rear

assembly is placed on a bench, with no operating voltage applied. The multimeter is used to verify correct resistance readings for the repaired wiring in accordance with the wiring data. Normally these resistance readings will be open circuit or continuity and require no tolerance. If the acceptability of a particular reading is in doubt, remove all the units from the MXTF and perform the same point-to-point measurement for a correct reading for comparison.

APPENDIX A REFERENCES

DA Pam 25-30	Consolidated Index of Technical Publications.
DA Pam 738-750	The Army Maintenance Management System (TAMMS).
TM 11-5102	Resistors, Decade ZM-16/U (NSN 6625-00-669-0266), ZM-16A/U, and ZM-16B/U.
TM 11-5805-617-14-4	Operator's, Organizational, Direct Support, and General Support Maintenance Manual Including Repair Parts and Special Tools Lists (Including Depot Maintenance Repair Parts and Special Tools List): Wescom Line Conditioning Equipment Network, Hybrid Circuit TA-855/G (Wescom Model No. 714B) and Terminating Unit, Telephone TA-852/G (Wescom Model No. 714H).
TM 11-5805-711-13	Operator's, Organizational and Direct Support Maintenance Manual: Multiplexer Sets AN/FCC-98(V)1 and AN/FCC-98(V)1X.
TM 11-6625-654-14	Operator's, Organizational, Direct Support, and General Support Maintenance Repair Parts and Special Tools List (Including Depot Maintenance Repair Parts and Special Tools List) for Multimeter AN/USM-223.
TM 11-6625-1548-15	Organizational, Direct Support, General Support, and Depot Maintenance Manual: Counter, Electronic, Digital CP-772/U (Hewlett-Packard Model 5345).
TM 11-6625-2658-14	Operator's, Organizational, Direct Support, and General Support Maintenance Manual for Oscilloscope AN/USM-281C (NSN 6625-00-106-9622).
TM 750-244-2	Procedures for Destruction of Electronics Materiel to Prevent Enemy Use (Electronics Command).

APPENDIX B

REAR ASSEMBLY WIRING DATA

B-1. General

This appendix contains a point-to-point list of rear assembly wiring connections for Multiplexer Set AN/FCC-98(V) (multiplexer set). It also contains electrical connector location and pin/socket arrangement diagrams.

B-2. Electrical Connectors

The locations of all electrical connectors used in the rear assembly are shown in figures B-1 and B-2. Figure B-1 shows the internal plug-in unit edge connector receptacles on the backplane grid, and figure B-2 shows the external connectors on the rear cover of the MXTF.

B-3. Electrical Pin/Socket Arrangement Diagram

Pin/socket arrangement diagrams for all electrical connectors used in the rear assembly are shown in figure B-3.

B-4. Wire Connection List

An alphanumeric double-entry list of all FROM-TO connections used in the rear assembly including spare connections, are contained in table B-1. Instructions for using the list are given below:

a. FROM column. Locate known connector-pin in the alphanumerically arranged FROM column. All pins are listed one time, and only one time, in this column. If a pin is connected to more than a single pin in the TO column, the FROM column will be blank until all common TO connections have been listed. Each such multiple connection arrangement is considered a network in which the single FROM connection is considered, for reference purpose, as the network identifier. When one of the TO column pins appears in the FROM columns, reference will be made to the associated network instead of repeating all common connections.

b. TO Column. Determine which connector pin is electrically connected to the known pin in the FROM column by reading across the page to the listing in the adjacent TO column. If a network reference is listed in the TO column, locate the network referenced in the FROM column.

c. Descriptor Column. If necessary, determine data carried on a wire by reference to its descriptor. Each descriptor is an abbreviation of the purpose the wire fulfills. It may be more detailed than the actual signal names used in the text and on schematics. For example, XMTCHCTR2 means the wire carries channel counter transmit data for channel 2. The descriptions may also be used to determine common wiring connections, i.e., all wires having identical descriptors have common connection points in the rear assembly.

d. REF DES Column. The REF DES column contains alpha codes for signals common to the multiple connections of the DTG. These codes serve as useful aids in several ways. They-permit ready identification of link common to the same signal and they provide an easy-to-locate wire list of signals on the

schematics in the back of the manual. The first character of the REF DES also identifies the module from which the signal originates. The module code is as listed below:

REF DES code	
(first letter)	DTG module
A,B,C	PCM module
D,E,F,G	MUX module
H,I,J,K	DRIVER module
L,M,N,O,P	RCVR module
Q,R,S,T	DEMUX module
Q,V,W,X,Y,Z	PCD module

e. List Continuation. The wire connection list is arranged in the same manner as text in a two-column book, i.e., the bottom of the leftmost FROM column is continued at the top of the rightmost FROM column. That column is continued at the top of the leftmost FROM column on the following page.



EL2XB 188

Figure B-1. Internal electrical connector location diagram, rear view.



EL2XB189

Figure B-2. External electrical connector location diagram.



Figure B-3. Electrical pin/socket arrangement diagrams.

FROM		то	REF. DESG.	SIGNAL NAME	FROM	то	REF. DESG.	SIGNAL NAME
						J105 -U		CHASSGNDVFCH
E 1-2	E	101	AAE	CHASSISGND		J106 -U		CHASSGNDVFCH
	E	102	AAE	CHASSISGND		J107 -U		CHASSGNDVFCH
	E	103	AAE	CHASSISGND		J116 19		CHASSISGND
	E	104	AAE	CHASSISGND		.1118 -1		CHASMSIGGND
	E	105	AAE	CHASSISGND				CHASESIGGND
	E	106	AAE	CHASSISGND		.1120 1		CHASSGNDCH12
	E	107	AAE	CHASSISGND		1121 1		CHASSGNDCH11
	E	108	AAE	CHASSISGND		1122 1		CHASSGNDCH10
	E	109	AAE	CHASSISGND		1122 1		
	E	110	AAE	CHASSISGND				CHASSONDCH9
	E	111	AAE	CHASSISGND		J124 I		
	E	112	AAE	CHASSISGND		J125 1		CHASSGNDCH
	E	113	AAE	CHASSISGND		J126 1		CHASSGNDCH6
	E	114	AAE	CHASSISGND		J127 1		CHASSGNDCH5
	Ę	115	AAE	CHASSISGND		J128 1		CHASSGNDCH4
	E	116	AAE	CHASSISGND		J129 1		CHASSGNDCH3
	E	117	AAE	CHASSISGND		J130 1		CHASSGNDCH2
	E	118	AAE	CHASSISGND		J131 1	AAF	CHASSGNDCH1
	E	119	AAE	CHASSISGND		J132 1		CHASSGNDCH23
	E	120	AAE	CHASSISGND		J133 1		CHASSGNDCH21
	E	121	AAE	CHASSISGND		J134 1		CHASSGNDCH19
	E	122		CHASSISGND		J135 1		CHASSGNDCH17
	E	123	AAE	CHASSISGND		J136 1		CHASSGNDCH15
	E	124				J137 1		CHASSGNDCH13
	E	120			E 101	REFER TO NET	TWORK	E 1-2
	E	120						
	E	127		CHASSISGND	E 102	REFER TO NE	IWORK	E 1-2
	E	120		CHASSISGND	E 103	REFER TO NET	TWORK	E 1-2
	121	74		CHASSISGND	=			
	.121	7B		CHASSISGND	E 104	REFER TO NE	IWORK	E 1-2
	.1100	-11	7772	CHASSGNDVECH	E 105	REFER TO NET	TWORK	E 1-2
	1101	-11	· · · ·		F 400			E4 0
	1102			CHASSCNDVFCH	E 106	REFER TO NE	IWORK	E1-2
	1102	-11		CHASSGNDVFCH	E 107	REFER TO NET	TWORK	1-2
	J104	-U	· · · 	CHASSGNDVFCH				

Table B-1. Rear Assembly Wire Connection List

FROM	REF. TO DESG.	SIGNAL NAME	FROM	то	REF. DESG.	SIGNAL NAME
E 108	REFER TO NETWORK	E 1-2	E 127	REFER TO	NETWORK	E 1-2
E 109	REFER TO NETWORK	E 1-2	E 128	REFER TO	NETWORK	E 1-2
E 110	REFER TO NETWORK	E 1-2	E 129	REFER TO	NETWORK	E 1-2
E 111	REFER TO NETWORK	E 1-2	J1 1A	J1 1H	AAA	XMT+12V-1
E 112	REFER TO NETWORK	E 1-2		J3 1A J3 1B	AAA AAA	XMT+12V-1 XMT+12V-1 XMT+12V/1
E 113	REFER TO NETWORK	E 1-2		J5 1A J5 1B J20 14B		XMT+12V-1 XMT+12V-1 XMT+12V-1
F 114	REFER TO NETWORK	E 1-2			,	
E 115	REFER TO NETWORK	E 1-2	J1 1B	REFER TO	NETWORK	J1 1A
E 116	REFER TO NETWORK	E 1-2	J1 10A	J27 4A		FG EC23-
F 117		F 1-2	J1 10B	J11 8A 137 6B		AAG -38V
				J42 1B		AAG -38VVF
E 118	REFER TO NETWORK	E 1-2		J42 2B J42 3B		AAG -38VVF AAG -38VVF
E 119	REFER TO NETWORK	E 1-2		J42 4B		AAG -38VVF
E 120	REFER TO NETWORK	E 1-2		J44 3A J44 4A		AAG -38V AAG -38VVF
E 121	REFER TO NETWORK	E 1-3		J49 3A J49 3B		AAG -38VVF AAG -38VVF
E 122	REFER TO NETWORK	E 1-2		J51 3A J51 3B		AAG -38VVF AAG -38VVF
E 123	REFER TO NETWORK	E 1-2		J53 3A J53 3B		AAG -38VVF AAG -38VVF
E 124	REFER TO NETWORK	E 1-2		J55 3A J55 3B		AAG -38VVF AAG -3AVVF
E 125	REFER TO NETWORK	E 1-2		J57 3A J57 3B		AAG -39VVF AAG -38VVF
E 126	REFER TO NETWORK	E 1-2		J59 3A J59 3B		AAG -38VVF AAG -33VVF

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wire Connection List - Continued

Table B-1. Rear Assembly Wire Connection List - Continued									
FROM	то		REF. DESG.	SIGNAL NAME	FROM	т	D	REF. DESG.	SIGNAL NAME
	161	24	A A C	20\/\/E		15	110	<u>۸</u> 7	VMTMPSCLK
	J01	20	AAG			101	11A	AZ AZ	
		3D 2A	AAG			J3 I	ПА	AZ	LOOBACKCLK
	J03	3A 2D	AAG	-38VVF 20\/\/E	14 44D	cı	160		
	J03	3D	AAG	-38VVF	JIIID	J3	100	AY	
	792	3A	AAG	-38VVF		J5	12A	AY	XMT1.544MHZCL
	J05	3B	AAG	-38VVF	14.404	10	101	01	VN ATDONA
	J67	3A	AAG	-38VVF	J1 12A	J3	12A	CA	XMTPCM
	J67	3B	AAG	-33VVF					
	J69	3A	AAG	-38VVF	J1 12B	J49	10A	A	XMISIGA
	J69	3B	AAG	-38VVF		J51	10A	AE	XMISIGA
	J71	ЗA	AAG	-38VVF		J53	10A	AE	XMTSIGA
	J71	3B	AAG	-38VVF		J55	10A	AE	XMTSIGA
	J73	ЗA	AAG	-38VVF		J57	10A	AE	XMTSIGA
	J73	3B	AAG	-38VVF		J59	10A	AE	XMTSIGA
	J75	ЗA	AAG	-38VVF		J61	10A	AF	XMTSIGA
	J75	3B	AAG	-38VVF		J63	10A	AE	XMTSIGA
	J77	ЗA	AAG	-38VVF		J65	10A	AE	XMTSIGA
	J77	3B	AAG	-38VVF		J67	10A	AE	XMTSIGA
	J79	ЗA	AAG	-38VVF		J69	10A	AE	XMTSIGA
	J79	3B	AAG	-38VVF		J71	10A	AE	XMTSIGA
	J81	ЗA	AAG	-38VVF		J73	10A	AE	XMTSIGA
	J81	3B	AAG	-38VVF		J75	10A	AE	XMTSIGA
	J83	3A	AAG	-38VVF		J77	10A	AE	XMTSIGA
	J83	3B	AAG	-38VVF		J79	10A	AE	XMTSIGA
	J85	3A	AAG	-38VVF		J81	10A	AE	XMTSIGA
	.185	3B	AAG	-38V//F		.183	10A	AF	XMTSIGA
	.187	34	AAG	-38V//F		.185	10A	AE	XMTSIGA
	.187	3B	AAG	-38\/\/F		.187	104	AE	XMTSIGA
	180	30		-38\/\/F		180	10/1		XMTSIGA
	180	3R		-38\/\/F		101	104		XMTSIGA
	101	30		-38\/\/F		103	104		XMTSIGA
	101	20				105	104		
	102 J91	3D 2A	AAG	VF-30V 20\/\/E		195	IUA	AE	AMITSIGA
	193	3A 2D	AAG	-30VVF 20\/\/E	11 124	107	1 \	ED	EC20
	193	3D	AAG		JT ISA	J27	IA	Fυ	E620-
	J95	3A	AAG	-38VVF	14, 400	10	101	A \/	
	J95	38	AAG	-38115	J1 13B	J3	10A	AX	XMTADVCHCTR-
J1 11A B-8	J3	11B	AZ	XMTBFSCLK	J1 14A	J53	2A	CD	XMTVFIN3

FROM	то		REF. DESG.	SIGNAL NAME	FROM	то		REF. DESG.	SIGNAL NAME
J1 14B	J27	13B	FS	SAMPLESTD-		J53	1B	RD	XMTVFRET3
						J55	1B	BE	XMTVFRET4
J1 15A	J51	2A	CC	XMTVFIN2		J57	1B	BF	XMTVFRET5
		=				J59	1B	BG	XMTVFRET6
J1 15B	J27	14B	FI	A/DSTART		J69	1B	RL	XMTVFRET11
14 404	140	0.4				J73	1B 1B	BN	XMIVFREI13
J1 16A	J49	ZA	СВ	XIVE VEIN1		J81	1B	BR	XMIVFREI1/
J1 16B	J27	11B	FU	EC0-	J1 21A	J63	2A	CI	XMTVFIN8
J1 17A	J61	2A	СН	XMTVFIN7	.l1 21B	.149	1B	BB	XMTVFRFT1
•••••	•••		•••		01210	J51	1B	BC	XMTVFRET2
J1 17B	J27	12B	FV	EC1-		J61	1B	RH	XMTVFRET7
						J63	1B	BI	XMTVFRET8
J1 18A	J55	2A	CE	XMTVFIN4					
					J1 22A	J69	2A	CL	XMTVFIN11
J1 18B	J5	18B		XMT24CHMODE-					
					J1 22B		REFER T	O NETWORK	J1 20B
J1 19A	J59	2A	CG	XMTVFIN6	14.04	И	20		
14 400	10	10.1			J1 34	ן ר כו	3D 10D		-5V-1
J1 19B	J3	19A	FR	A/DCLK		13	20		-3V-1
11 24	14	20		VMT 121/ 1		13	3R		-5\/-1
JI ZA	13 J I	2D 2A		XIVI - 12V-1 XMT-12V-1		.15	13A	AAC	-5\/-1
	13	28		XMT 12V 1		.15	34	AAC	-5\/-1
	J3 5	2D 2A		XMT-12V-1		.15	3B	AAC	-5V-1
	.15	2R	AAR	XMT-12V-1		J7	3A	AAC	-5V-1
	.120	22B	AAB	XMT-12V-1		J7	3B	AAC	-5V-1
	020		7010			J9	3A	AAC	-5V-1
J1 2B		REFER T		K J1 2A		J9	3B	AAC	-5V-1
						J11	3A	AAC	-5V-1
J1 20A	J57	2A	CF	XMTVFIN5		J11	3B	AAC	-5V-1
			-	-		J20	5A	AAC	-5V-1
J1 20B	J1	22B	AAL	AGND		J20	6A	AAC	-5V-1
	J25	11B	AAL	AGND		J21	10B	AAC	-5V-1
	J25	5B	AAL	AGND		J21	11B	AAC	-5V-1
	J44	2B	AAL	AGND		J21	8A	AAC	-5V-1
						J21	8B	AAC	-5V-1

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wire Connection List - Continued

			REF.	SIGNAL				REF.	SIGNAL
FROM	то		DESG.	NAME	FROM	ТО		DESG.	NAME
	10.4	~ ^				100			
	J21	9A	AAC	-5V-1		J60	7B	AAC	-5V-1
	J21	9B	AAC	-5V-1		J61	7A	AAC	-5V-1
	J27	15B	AAC	-5V-1		J61	7B	AAC	-5V-1
	J29	10A	AAC	-5V-1		J62	7A	AAC	-5V-1
	J29	11A	AAC	-5V-1		J62	7B	AAC	-5V-1
	J29	11B	AAC	-5V-1		J63	7A	AAC	-5V-1
	J29	12A	AAC	-5V-1		J63	7B	AAC	-5V-1
	J29	12B	AAC	-5V-1		J64	7A	AAC	-5V-1
	J29	13A	AAC	-5V-1		J64	7B	AAC	-5V-1
	J29	13B	AAC	-5V-1		J65	7A	AAC	-5V-1
	J29	14A	AAC	-5V-1		J65	7B	AAC	-5V-1
	J29	14B	AAC	-5V-1		J66	7A	AAC	-5V-1
	J29	15A	AAC	-5V-1		J66	7B	AAC	-5V-1
	J29	15B	AAC	-5V-1		J67	7A	AAC	-5V-1
	J29	9A	AAC	-5V-1		J67	7B	AAC	-5V-1
	J49	7A	A4C	-5V-1		J68	7A	AAC	-5V-1
	J49	7B	AAC	-5V-1		J68	7B	AAC	-5V-1
	J50	7A	AAC	-5V-1		J69	7A	AAC	-5V-1
	J50	7B	AAC	-5V-1		J69	7B	AAC	-5V-1
	J51	7A	AAC	-5V-1		J70	7A	AAC	-5V-1
	J51	7B	AAC	-5V-1		J70	7B	AAC	-5V-1
	J52	7A	AAC	-5V-1		J71	7A	AAC	-5V-1
	J52	7B	AAC	-5V-1		J71	7B	AAC	-5V-1
	J53	7A	AAC	-5V-1		J72	7A	AAC	-5V-1
	J53	7B	AAC	-5V-1		J72	7B	AAC	-5V-1
	J54	7A	AAC	-5V-1		J73	7A	AAC	-5V-1
	J54	7B	AAC	-5V-1		J73	7B	AAC	-5V-1
	J55	7A	AAC	-5V-]		J74	7A	AAC	-5V-1
	J55	7B	AAC	-5V-I		J74	7B	AAC	-5V-1
	J56	7A	AAC	-5V-1		J75	7A	AAC	-5V-1
	J56	7B	AAC	-5V-1		J75	7B	AAC	-5V-1
	J57	7A	AAC	-5V-1		J77	7A	AAC	-5V-1
	J57	7B	AAC	-5V-1		J77	7B	AAC	-5V-1
	J58	7A	AAC	-5V-1		J78	7A	AAC	-5V-1
	J58	7B	AAC	-5V-1		J78	7B	AAC	-5V-1
	J59	7A	AAC	-5V-1		J79	7A	AAC	-5V-1
	J59	7B	AAC	-5V-1		J79	7B	AAC	-5V-1
	J60	7A	AAC	-5V-1		J81	7A	AAC	-5V-1

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wire Connection List - Continued
				REF.	SIGNAL				REF.	SIGNAL
FR	OM	TO		DESG.	NAME	FROM	TO		DESG.	NAME
		.181	7B	AAC	-5\/-1		.15	9A	AAF	DGND
		.182	74	AAC	-5\/-1		.17	6A	AAF	DGND
		.182	7B	AAC	-5V-1		.17	6B	AAF	DGND
		.183	7A	AAC	-5V-1		.19	6A	AAF	DGND
		.183	7B	AAC	-5V-1		.19	6B	AAF	DGND
		.185	7A	AAC	-5V-1			6A	AAF	DGND
		J85	7B	AAC	-5V-1		J11	6B	AAF	DGND
		.186	7A	AAC	-5V-1		.120	18A	AAF	FLEADRET
		J86	7B	AAC	-5V-1		J21	17B	AAF	DGND
		J87	7A	AAC	-5V-1		J21	18B	AAF	DGND
		J87	7B	AAC	-5V-1		J21	20B	AAF	CHUDGNO
		J89	7A	AAC	-5V-1		J21	21A	AAF	CHUDGND
		J89	7B	AAC	-5V-1		J21	21B	AAF	DGND
		J90	7A	AAC	-5V-1		J29	2A	AAF	DGND
		J90	7B	AAC	-5V-1		J31	11B	AAF	DGND
		J91	7A	A4C	-5V-1		J31	12A	AAF	DGND
		J91	7B	AAC	-5V-1		J31	12B	AAF	DGND
		J93	7A	AAC	-5V-1		J31	13B	AAF	DGND
		J93	7B	AAC	-5V-1		J31	14A	AAF	DGND
		J94	7A	AAC	-5V-1		J31	15A	AAF	DGND
		J94	7B	AAC	-5V-1		J31	4A	AAF	DGND
		J95	7A	AAC	-5V-1		J31	5A	AAF	DGND
		J95	7B	AAC	-5V-1		J31	6A	AAF	DGND
							J31	7B	AAF	DGND
J1	3B		REFER	TO NETWORK	K J1 34		J31	8A	AAF	DGND
							J31	8B	AAF	DGND
J1	4B	J3	13A	FN	SD7+SD8		J31	9A	AAF	DGND
							J31	9B	AAF	DGND
J1	5A	J27	5A	FH	EC24-		J33	2B	AAF	DGND
							J41	9A	AAF	DGNDBITE
J1	5B	J3	10B	AW	XMTRESETTOCH1		J41	9B	AAF	DGNDBITE
		J5	21B	AW	XMTPESETTOCH1		J50	6A	AAF	DGND
							J50	6B	AAF	DGND
J1	6A	J1	6B	AAF	DGND		J52	6A	AAF	DGND
		J3	6A	AAF	DGND		J52	6B	AAF	DGND
		J3	6B	AAF	DGND		J54	6A	AAF	DGND
		J5	6A	A4F	DGND		J54	6B	AAF	DGND
		J5	6B	AAF	DGND		J56	6A	AAF	DGND

		REF.	SIGNAL	<u></u>			REF.	SIGNAL
FROM	то	DESG.	NAME	FROM	то		DESG.	NAME
	J56 6B	AAF	DGND		J86	6B	AAF	DGND
	J58 6A	AAF	DGND		J87	6A	AAF	DGND
	J58 6B	AAF	DGND		J87	6B	AAF	DGND
	J60 6A	AAF	DGND		J89	6A	AAF	DGND
	J60 6B	AAF	DGND		J89	6B	AAF	DGND
	J62 6A	AAF	DGND		J90	6A	AAF	DGND
	J62 6B	AAF	DGND		J90	6B	AAF	DGND
	J64 6A	AAF	DGND		J91	6A	AAF	DGND
	J64 6B	AAF	DGND		J91	6B	AAF	DGND
	J66 6A	AAF	DGND		J93	6A	AAF	DGND
	J66 6B	AAF	DGND		J93	6B	AAF	DGND
	J68 6A	AAF	DGND		J94	6A	AAF	DGND
	J68 6B	AAF	DGND		J94	6B	AAF	DGND
	J70 6A	AAF	DGND		J95	6A	AAF	DGND
	J70 6B	AAF	DGND		J95	6B	AAF	DGND
	J72 6A	AAF	DGND		J117	-C	AAF	DGND
	J72 6B	AAF	DGND		J119	-BB		FLEADRET
	J73 6A	AAF	DGND		.1120	7		CH12SIGNALGND
	J73 6B	AAF	DGND		.1121	7		CH11SIGNAL GND
	J74 6A	AAF	DGND		1122	7		
	J74 6B	AAF	DGND		1122	7		
	J75 6A	AAF	DGND		J123	7		
	J75 6B	AAF	DGND		J124	7		
	J77 6A	AAF	DGND		J125	7		CH/SIGNALGND
	J77 6B	AAF	DGND		J126	1		CH6SIGNALGND
	J78 6A	AAF	DGND		J127	7		CH5SIGNALGND
	J78 6B	AAF	DGND		J128	7		CH4SIGNALGND
	J79 6A	AAF	DGND		J129	7		CH3SIGNALGND
	J79 6B	AAF	DGND		J130	7		CH2SIGNALGND
	J81 6A	AAF	DGND		J131	7		CH1SIGNALGND
	J81 6B	AAF	DGND		J132	7		CH23SIGNALGND
	J82 6A	AAF	DGND		J133	7		CH21SIGNALGND
	J82 6B	AAF	DGND		.1134	7		CH19SIGNALGND
	J83 6A	AAF	DGND		.1135	7		CH17SIGNALGND
	J83 6B	AAF	DGND		1126	7		
	J85 6A	AAF	DGND		1127	7		
	J85 6B	AAF	DGND	11 69	5137			
	J86 6A	AAF		JI 00 11 76	145			. JI 0A
		/ V V	- 0.12	JI /0	J40	4D	AAU	

			REF.	SIGNAL				REF.	SIGN	IAL
FROM	то		DESG.	NAME	FR	ОМ	то	DESG.	NAM	IE
	145	۶P	A A O				106	10D EI		
	J45	SD 6D		+7 VDCU			100			
	J43 174		AAO				J90			
	J74	14A 14D	AAO				J94	IOD FJ	FLIALN	1003-
	J74	14D	AAO		14	0.4	107		FO00	
	J78	14A	AAO		JT	9A	J27	3A FF	EC22-	
	J/8	14B	AAO	+7VDCU	14		10	A A A A A A A A A A		
	J82	14A	AAO	+7VDCU	J1	9B	J3	9A AV	XNTFR/	AME6+12-
	J82	14B	AAO	+7VDCU						
	J86	14A	AAO	+7VDCU	J3	1A		REFER TO NETWORK	C J1	1A
	J86	14B	AAO	+7VDCU						
	J90	14A	AAO	+7VDCU	J3	1B		REFER TO NETWORK	C J1	1A
	J90	14B	AAO	+7VDCU						
	J94	14A	AAO	+7VDCU	J3	10A		REFER TO NETWORK	C J1	13B
	J94	14B	AAO	+7VDCU						
					J3	10B		REFER TO NETWORK	(J1	5B
J1 8A	J27	2A	FE	EC21-						
					J3	11A	J50	19B DP	XMTDA	TABUSCLK
J1 8B	J3	8B	FJ	FLTALMBUS-			J52	19B DP	XMTDA	TABUSCLK
	J5	8B	FJ	FLTALMBUS-			J54	19B DP	XMTDA	TABUSCLK
	J7	8B	FJ	FLTALMBUS-			J56	19B DP	XMTDA	TABUSCLK
	J9	8B	FJ	FLTALMBUS-			J58	19B DP	XMTDA	TABUSCLK
	J11	8B	FJ	FLTALMBUS-			J60	19B DP	XMTDA	TABUSCLK
	.120	7B	F.J	FLTAL MBUS-			.162	19B DP	XMTDA	TABUSCIK
	.150	18B	F.I	FLTALMBUS-			.164	19B DP	XMTDA	
	.152	18B	F.I	FLTALMBUS-			.166	19B DP	XMTDA	TABUSCIK
	154	18B	FI	FLTALMBUS-			168	19B DP		
	156	18B	FI				170			
	158	18B	FI				172			
	160	100					174			TADUSCLK
	162	100	FJ				J74 170			
	J02	100	FJ				J70			
	J04		FJ				J82	I9B DP		TABUSULK
	J66	18B	FJ	FLIALMBUS-			J86	19B DP	XMIDA	TABUSCLK
	J68	18B	FJ	FLIALMBUS-			J90	19B DP	XMIDA	TABUSCLK
	J/0	18B	FJ	FLIALMBUS-			J94	19B DH	XMIDA	TABUSCLK
	J72	18B	FJ	FLTALMBUS-						
	J74	18B	FJ	FLTALMBUS-	J3	11B		REFER TO NETWORK	K J1	11A
	J78	18B	FJ	FLTALMBUS-						
	J82	18B	FJ	FLTALMBUS-	J3	12A		REFER TO NETWORK	C J1	12A

	TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
Table B-1.	Rear Assembly Wire Connection List - Continued

FROM		то		REF. SIGNAL DESG. NAME		FROM		то		REF. DESG.	SIGNAL NAME	
10	100	150	100	DC				174	100			
J3	12B	J50	108	DC				J74	138			
		J52	10B	DC				J78	13B	DD	XMICONTROLBUS	
		J54	10B	DC				J82	13B		XMICONTROLBUS	
		J56	10B	DC				J86	13B	DD	XMICONTROLBUS	
		J58	10B	DC	XMIDATA			190	13B	DD	XMICONTROLBUS	
		J60	10B	DC	XMIDATA			J94	13B	DD	XMICONTROLBUS	
		J62	10B	DC	XMIDATA							
		J64	10B	DC	XMTDATA	J3 1	15A	J7	13A	DB	LOOPBACKDATA	
		J66	10B	DC	XMTDATA			J29	3A	DB	XMTMBSDATA	
		J68	10B	DC	XMTDATA							
		J70	10B	DC	XMTDATA	J3 1	15B	J50	11B	AU	XMTFRAME6+12	
		J72	10B	DC	XMTDATA			J52	11B	AU	XMTFRAME6+12	
		J74	10B	DC	XMTDATA			J54	11B	AU	XMTFRAME6+12	
		J78	10B	DC	XMTDATA			J56	11B	AU	XMTFRAME6+12	
		J82	10B	DC	XMTDATA			J58	11B	AU	XMTFRAME6+12	
		J86	10B	DC	XMTDATA			J60	11B	AU	XMTFRAME6+12	
		J90	10B	DC	XMTDATA			J62	11B	AU	XMTFRAME6+12	
		J94	10B	DC	XMTDATA			J64	11B	AU	XMTFRAME6+12	
								J66	11B	AU	XMTFRAME6+12	
J3	13A		REFER	TO NETWORK	K J1 4B			J68	11B	AU	XMTFRAME6+12	
								J70	11B	AU	XMTFRAME6+12	
								J72	11B	AU	XMTFRAME6+12	
J3	13B	J29	8B	HC	7BROSUPPPESS-			J74	11B	AU	XMTFRAME6+12	
								J78	11B	AU	XMTFRAME6+12	
J3	14A	J20	1A	DE	DGA			J82	11B	AU	XMTFRAME6+12	
								J86	11B	AU	XMTFRAME6+12	
J3	14B	J50	13B	DD	XMTCONTROLBUS			J90	11B	AŬ	XMTFRAME6+12	
		J52	13B	DD	XMTCONTROLBUS			J94	11B	AŬ	XMTFRAME6+12	
		J54	13B	DD	XMTCONTROLBUS							
		J56	13B	DD	XMTCONTROLBUS	J3 1	16A	J5	14A	DW	XMT12/24CHMOD	
		J58	13B	DD	XMTCONTROLBUS			•••		2	,	
		.160	13B	מס	XMTCONTROLBUS	.13 1	16B		REFER		(.11 11B	
		.162	13B	מס	XMTCONTROL BUS	00						
		.164	13B	מס	XMTCONTROLBUS	.13 1	174	.15	154	ווס		
		400 AAI	13B	סס	XMTCONTROLBUS	00		55	10/1	20		
		891	13B	סס	XMTCONTROLBUS	13 1	17B	120	7B	IΔ	XMTELILLALMSE	
		170	13B	סס	XMTCONTROLBUS	00		523		1/1		
		170	128			10 4	19/	IE	164			
		JIZ	ISD	עט	AWITCONTROLDUS	JZ I	IOA	JD	IOA	Dv		

FR	ROM	то	REF. DESC	SIG 6. NAI	NAL ME	<u>FR</u>	ОМ	то		REF. DESG.	SIGN NAM	AL E	
J3	18B		REFER TO NETWO	ORK J1	ЗA			J45	5A	AAO	+7V		
								J45	6A	AAO	+7V		
J3	19A		REFER TO NETWO	DRK J1	19B			J50	14A	AAO	+7VDCL	I	
								J50	14B	AAO	+7VDCL	I	
J3	19B	J51	9A EB	XMTCI	HCTR2-			J52	14A	AAO	+7VDCL	I	
		J52	9A EB	XMTCI	HCTR2-			J52	14B	AAO	+7VDCL	I	
								J54	14A	AAO	+7VDCL	l	
J3	2A		REFER TO NETWO	DRK J1	2A			J54	14B	AAO	+7VDCL	I	
								J56	14A	AAO	+7VDCL	I	
J3	2B		REFER TO NETWO	DRK J1	2A			J56	14B	AAO	+7VDCL	l	
								J58	14A	AAO	+7VDCL	I	
J3	20A	J5	17A DR	XMT24	CHMODE-			J58	14B	AAO	+7VDCL	l	
								J60	14A	AAO	+7VDCL		
J3	20B	J53	9A EC	XMTCI	HCTR3-			J60	14B	AAO	+7VDCL	I	
		J54	9A EC	XMTCI	HCTR3-			J62	14A	AAO	+7VDCL	l	
								J62	14B	AAO	+7VDCL		
J3	21B	J55	9A ED	XMTCI	HCTR4-			J64	14A	AAO	+7VDCL	l	
		J56	9A ED	XMTCI	HCTR4-			J64	14B	AAO	+7VDCL		
								J66	14A	AAO	+7VDCL		
J3	22B	J49	9A EA	XMTCI	HCTR1-			J66	14B	AAO	+7VDCL	l	
		J50	9A EA	XMTCI	HCTR1-			J68	14A	AAO	+7VDCL		
								J68	14B	AAO	+7VDCL	I	
J3	ЗA		REFER TO NETWO	DRK J1	ЗA			J70	14A	AAO	+7VDCL		
								J70	14B	AAO	+7VDCL	I	
J3	3B		REFER TO NETWO	DRK J1	ЗA			J72	14A	AAO	+7VDCL	I	
								J72	14B	AAO	+7VDCL	I	
J3	4A	J3	4B AAD	XMT+7	V								
		J5	4A AAD	XMT+7	V	J3	4B		REFER	TO NETWORK	J3	4A	
		J5	4B AAD	XMT+7	V				_				
		J7	4A AAD	RCV+7	V	J3	5A	J3	5B	AAI	XMT+12	V-2	
		J7	4B AAD	RCV+7	V			J5	5A	AAI	XMT+12	V-2	
		J9	4A AAD	RCV+7	V			J5	5B	AAI	XMT+12	V-2	
		J9	4B AAD	RCV+7	V			J21	5A	AAI	XMT+12	V-2	
		J11	4A AAD	RCV+7	V			J37	ЗA	AAI	+12V-2B	ITE	
		J11	4B AAD	RCV+7	V		_						
		J37	3B AAD	+7VBI1	E	J3	5B		REFER	TO NETWORK	J3	5A	
		J45	4A AAD	+7VDC	U								
						J3	6A		REFER	TO NETWORK	J1	6A	B_15

FR	OM	то		REF. DESG.	SIGN. NAM	AL E	FR	ОМ	то		REF. DESG.	SIGN NAM	AL E
J3	6B		REFER TO I	NETWORK	J1	64	J5	11A		REFER TO	NETWORK	J12	11A
J3	7A	J3	7B 74	ААН	XMT-5V	-2	J5	12A		REFER TO	NETWORK	J1	11B
		J5 J20	76 21B	AAH AAH	XMT-5V- XMT-5V-	-2 -2	J5	13A		REFER TO	NETWORK	J1	ЗA
J3	7B		REFER TO	NETWORK	J3	- 7A	J5	13B	J20	8B	HR	LOSSOF	OUTPUT
J3	8B		REFER TO I	NETWORK	J1	8B	J5	14A		REFER TO	NETWORK	J3	16A
J3	9A		REFER TO I	NETWORK	J1	9B	J5	15A		REFER TO	NETWORK	J3	17A
J5	1A		REFER TO I	NETWORK	J1	1A	J5	16A		REFER TO	NETWORK	J3	18A
J5	1B		REFER TO I	NETWORK	J1	1A	J5	17A		REFER TO	NETWORK	J3	20A
J5	10A	J41	2A	HQ	XMT4MH	IZCLK	J5	18B		REFER IO	NETWORK	JI	188
		J50 J52	10A 10A	HQ HQ	XMT4MF XMT4MF		J5	19A	J112	-PIN	HI		
		J54 J56	10A 10A	HQ HQ	XMT4MF		J5	19B	J112			NRZMB	
		J58 J60	10A 10A	HQ HQ	XMT4MF XMT4MF	IZCLK IZCLK	J5	ZA		REFER TO		JT	2A
		J62 J64	10A 10A	HQ HQ	XMT4MF XMT4MF		JS	204	1110				
		J68	10A 10A 10A	HQ HQ	XMT4MF		55	20A	1110		н	MASTER	
		J70 J72 I74	10A 10A 10A	HQ HQ HO	XMT4MF XMT4MF		55	20B	5110	REFER TO		11	5B
		J78 J82	10A 10A	HQ HQ	XMT4MF XMT4MF		J5	21D	J114	-PIN	HA	MBSDAT	
		J86 J90	10A 10A	HQ HQ	XMT4MF	IZCLK IZCLK	J5	22B	J114	+SKT	HB	MBSDA	ΓAOUT(+)
		J94	10A	HQ	XMT4MF	IZCLK	J5	3A		REFER TO	NETWORK	J1	3A
J5	10B	J21	2B	AAQ	-12V-2					-		-	

	TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
Table B-1. Rear Assembly Wire Conn	nection List - Continued

				Tal	ole B-1. I	Rear Assemb	ly Wire Con	nection Lis	t - Continued	-			
FR	ОМ	то		REF. DESG.	SIGN NAM	AL E	FR	ОМ	то		REF. DESG.	SIGN NAM	AL E
J5	3B		REFER TO	NETWORK	J1	ЗA			J11	10A	VZ	RCVMB	SCLK
J5	4A		REFER TO	NETWORK	J3	4A	J7	11A	J113	+SKT	LF	RCVMB	SDATA(+)
J5	4B		REFER TO	NETWORK	J3	4A	J7	12A	J113	-PIN	LG	RCVMB	SDATA(-)
J5	5A		REFER TO	NETWORK	J3	5A	J7	13A		REFER	TO NETWORK	J3	15A
J5	5B		REFER TO	NETWORK	J3	5A	J7	13B	J20	5B	LK	LOSSO	FINPUT
J5	6A		REFER TO	NETWORK	J1	6A	J7	15A	J109	+SKT	LB	RECRC	VCLK(+)
J5	6B		REFER TO	NETWORK	J1	6A	J7	15B	J109	-PIN	LA	RECRC	VCLK(-)
J5	7A		REFER TO	NETWORK	J3	7A	J7	16A	J9	16B	QW	RCV12/2	24CHMOD
J5	7B		REFER TO	NETWORK	J3	7A	J7	16B	J20	4B	LM	RMTLO	OPALM
J5	8B		REFER TO	NETWORK	J1	8B	J7	17A	J9	17B	QS	RCV4/8/	24CHMO
J5	9A		REFER TO	NETWORK	J1	6A	J7	18A	J9	18B	QU	RCV6/80	CHMODE
J5	9B	J21	1A	НО	16KPPS	SYNC	J7	2A	J7 J9	2B 2A	AAB AAB	RCV-12' RCV-12'	V-1 V-1
J7	1A	J7 J9 J11 J11	1B 1A 1B 1A 1B	AAA AAA AAA AAA AAA	RCV+12 RCV+12 RCV+12 RCV+12 RCV+12 RCV+12	2V-1 2V-1 2V-1 2V-1 2V-1			J9 J11 J11 J20 J37	2B 2A 2B 22A 9B	AAB AAB AAB AAB AAB	RCV-12' RCV-12' RCV-12' RCV-12' -12V-1B	V-1 V-1 V-1 V-1 ITE
		J20 J37	15B 8B	AAA AAA	+12V-1B	ITE	J7	2B		REFER	TO NETWORK	J7	2A
J7	1B		REFER TO	NETWORK	J7	1A	J7	20A	J9	20B	DF	RCVFU	LALMSEL
J7	10A	J11	-PIN	L1	RCVMB	SNRZCLK(J7	22A	J9	22B	LO	FRMBIT	ERRMNTT
J7	10B	J9	9B	V7	RCVMB	SCLK	J7	ЗA		REFER	TO NETWORK	J1	3A
							J7	3B		REFER	TO NETWORK	J1	ЗA

TM 11-580	5-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
Dear Assambly Mire Composition List	Constinued

		REF.	SIGNAL			REF. SIGNAL	
FROM	то	DESG.	NAME	FROM	ТО	DESG. NAME	
J7 4A		REFER TO NETWORK	J3 4A		J52 12A	QB RCVFRAME	.6/18
					J54 12A	QB RCVFRAME	.6/18
J7 4B		REFER TO NETWORK	J3 4A		J56 12A	QB RCVFRAME	6/18
					J58 12A	QB RCVFRAME	.6/18
J7 5A	J7	5B AAI	RCV+12V-2		J60 12A	QB RCVFRAME	.6/18
	J9	5A AAI	RCV+12V-2		J62 12A	QB RCVFRAME	6/18
	J9	5B AAI	RCV+12V-2		J64 12A	QB RCVFRAME	.6/18
	J11	5A AALR	RCV+12V-2		J66 12A	QB RCVFRAME	6/18
	J11	5B AAI	RCV+12V-2		J68 12A	QB RCVFRAME	6/18
	J21	5B AAI	RCV+12V-2		J70 12A	QB RCVFRAME	.6/18
					J72 12A	QB RCVFRAME	.6/18
J7 5B		REFER TO NETWORK	J7 5A		J74 12A	QB RCVFRAME	6/18
					J78 12A	QB RCVFRAME	.6/18
J7 6A		REFER TO NETWORK	J1 6A		J82 12A	QB RCVFRAME	.6/18
					J86 12A	QB RCVFRAME	.6/18
J7 6B		REFER TO NETWORK	J1 6A		J90 12A	QB RCVFRAME	6/18
					J94 12A	QB RCVFRAME	6/18
J7 7A	J7	7B AAH	RCV-5V-2				
	J9	7A AAH	RCV-5V-2	J9 11B	J50 5B	QX RCVCONTR	OLBUS
	J9	7B AAH	RCV-5V-2		J52 5B	QX RCVCONTR	OLBUS
J11	7A	AAH RCV-5V-	-2		J54 5B	QX RCVCONTR	OLBUS
	J11	7B AAH	RCV-5V-2		J56 5B	QX RCVCONTR	OLBUS
	J20	21A AAH	RCV-5V-2		J58 5B	QX RCVCONTR	OLBUS
					J60 5B	QX RCVCONTR	OLBUS
J7 7B		REFER TO NETWORK	. J7 7A		J62 5B	QX RCVCONTR	OLBUS
					J64 5B	QX RCVCONTR	OLBUS
J7 8B		REFER TO NETWORK	J1 8B		J66 5B	QX RCVCONTR	OLBUS
					J68 5B	QX RCVCONTR	OLBUS
J7 9A	J111	+SKT LH	RCVMBSNRZCLK(J70 5B	QX RCVCONTR	OLBUS
					J72 5B	QX RCVCONTR	OLBUS
J7 9B	J21	2A AAO	-12V-2BITE		J74 5B	QX RCVCONTR	OLBUS
	J37	2A AAQ	-12V-2BITE		J78 5B	QX RCVCONTR	OLBUS
					J82 5B	QX RCVCONTR	OLBUS
J9 1A		REFER TO NETWORK	J7 1A		J86 5B	QX RCVCONTR	OLBUS
					J90 5B	QX RCVCONTR	OLBUS
J9 1B		REFER TO NETWORK	J7 1A		J94 5B	QX RCVCONTR	OLBUS
J9 10B	J50	12A OR	RCVFRAME6/18	J9 12B	J31 5B	OT RCVMBSDA	TA
B-18							

FR	ОМ	то		REF. DESG.	SIGN	IAL E	FR	ОМ	то		REF. DESG.	SIGN	IAL IE
	-							-					
J9	13B	J31	6B	QJ	FRMSC	HINH	J9	22A	J11	11A	VV	RCVFR	AMEY/18-
									J49	12A	VV	RCVFR	AMEY/18-
J9	14B	J50	12B	SD	RCVDA	TABUS			J51	12A	VV	RCVFR	AMEY/18-
		J52	12B	SD	RCVDA	TABUS			J53	12A	VV	RCVFR	AMEY/18-
		J54	12B	SD	RCVDA	TABUS			J55	12A	VV	RCVFR	AMEY/18-
		J56	12B	SD	RCVDA	TABUS			J57	12A	VV	RCVFR	AMEY/18-
		J58	12B	SD	RCVDA	TABUS			J59	12A	VV	RCVFR	AMEY/18-
		J60	12B	SD	RCVDA	TABUS			J61	12A	VV	RCVFR	AMEY/18-
		J62	12B	SD	RCVDA	TABUS			J63	12A	VV	RCVFR	AMEY/18-
		J64	12B	SD	RCVDA	TABUS			J65	12A	VV	RCVFR	AMEY/18-
		J66	12B	SD	RCVDA	TABUS			J67	12A	VV	RCVFR	AMEY/18-
		J68	12B	SD	RCVDA	TABUS			J69	12A	VV	RCVFR	AMEY/18-
		J70	12B	SD	RCVDA	TABUS			J71	12A	VV	RCVFR	AMEY/18-
		J72	12B	SD	RCVDA	TABUS			J73	12A	VV	RCVFR	AMEY/18-
		J74	12B	SD	RCVDA	TABUS			J75	12A	VV	RCVFR	AMEY/18-
		J78	12B	SD	RCVDA	TABUS			J77	12A	VV	RCVFR	AMEY/18-
		J82	12B	SD	RCVDA	TABUS			J79	12A	VV	RCVFR	AMEY/18-
		J86	12B	SD	RCVDA	TABUS			J81	12A	VV	RCVFR	AMEY/18-
		J90	12B	SD	RCVDA	TABUS			J83	12A	VV	RCVFR	AMEY/18-
		J94	12B	SD	RCVDA	TABUS			J85	12A	VV	RCVFR	AMEY/18-
									J87	12A	VV	RCVFR	AMEY/18-
J9	16B		REFER TC	NETWORK	J7	16A			J89	12A	VV	RCVFR	AMEY/18-
									J91	12A	VV	RCVFR	AMEY/18-
J9	17B		REFER TC	NETWORK	J7	17A			J93	12A	VV	RCVFR	AMEY/18-
									J95	12A	VV	RCVFR	AMEY/18-
J9	18B		REFER TC	NETWORK	J7	18A							
							J9	22B		REFER	TO NETWORK	J7	22A
J9	19A	J11	9B	SA	RCVPC	MBUS							
							J9	ЗA		REFER	TO NETWORK	J1	3A
J9	19B	J20	2B	O0	REMOT	EALARM							
							J9	3B		REFER	TO NETWORK	J1	ЗA
J9	2A		REFER TC	NETWORK	J7	2A							
							J9	4A		REFER	TO NETWORK	J3	4A
J9	2B		REFER TC	NETWORK	J7	2A							
							J9	4B		REFER	TO NETWORK	J3	4A
J9	20A	J11	12A	VW	RCVRE	SETTOCH1							
							J9	5A		REFER	TO NETWORK	J7	5A
J9	20B		REFER TC	NETWORK	J7	20A							

Table B-1. Rear Assembly Wire Connection List - Continued

			REF.	SIGN	AL	<u>,</u>				REF.	SIGNAL
FRO	M	то	DESG.	NAM	E	FRO	М	то		DESG.	NAME
ю	5B			17	51			167	124		
39	50		KEI EK TO NETWORK	57	34			169	134		RCVSIGABS
.19	6A		REFER TO NETWORK	.J1	6A			.171	13A		RCVSIGABS
00	0, 1			0.	0, 1			J73	13A	UD	RCVSIGABS
J9	6B		REFER TO NETWORK	J1	6A			J75	13A	UD	RCVSIGABS
								J77	13A	UD	RCVSIGABS
J9	7A		REFER TO NETWORK	J7	7A			J79	13A	UD	RCVSIGABS
								J81	13A	UD	RCVSIGABS
J9	7B		REFER TO NETWORK	J7	7A			J83	13A	UD	RCVSIGABS
								J85	13A	UD	RCVSIGABS
J9	8A	J20	3B SB	LOSSO	FRAME			J87	13A	UD	RCVSIGABS
								J84	13A	UD	RCVSIGABS
J9	8B		REFER TO NETWORK	J1	8B			J91	13A	UD	RCVSIGABS
								J93	13A	UD	RCVSIGABS
J9	9B		REFER TO NETWORK	J7	10B			J95	13A	UD	RCVSIGABS
J11	1A		REFER TO NETWORK	J7	1A	J11	14A	J73	5A	WI	RCVVFOUT13
J11	1B		REFER TO NETWORK	J7	1A	J11	14B	J73	1A	XI	RCVVFRTN13
J11	10A		REFER TO NETWORK	J7	10B	J11	15A	J91	5A	WH	RCVVFOUT22
111	10B	131	1A I T			111	15B	101	1Δ	ΥН	
511	100	001		1.0 1.0		511	150	551		ЛП	
J11	11A		REFER TO NETWORK	J9	22A	J11	16A	J61	5A	WG	RCVVFOUT7
J11	12A		REFER TO NETWORK	J9	20A	J11	16B	J11	20B	AAL	AGND
								J35	11B	AAL	AGND
J11	13A	J49	13A UD	RCVSIG	ABS			J35	5B	AAL	AGND
		J51	13A UD	RCVSIG	ABS			J44	1B	AAL	AGND
		J53	13A UD	RCVSIG	ABS			J61	1A	XG	RCVVFRTN7
		J55	13A UD	RCVSIG	ABS			J67	1A	XC	RCVVFRTN10
		J57	13A UD	RCVSIG	ABS			J69	1A	XK	RCVVFRTN11
		J59	13A UD	RCVSIG	ABS			J95	1A	XV	RCVVFRTN24
		J61	13A UD	RCVSIG	ABS						
		J63	13A UD	RCVSIG	ABS	J11	17A	J79	5A	WF	RCVVFOUT16
		J62	13A UD	REVSIG	ABS	J11	17B	J79	1A	XF	RCVVFRTN16

FRO	M	то		REF. DESG.	SIGN NAM	AL E	FRO	M	ТО		REF. DESG.	SIGN NAM	AL E
J11	18A	J55	5A	WD	RCVVFC	DUT4	J11	6B		REFER TO	NETWORK	J1	6A
J11	18B	J55	1A	XD	RCVVFF	RTN4	J11	7A		REFER TO	NETWORK	J7	7A
J11	19A	J85	5A	WR	RCVVFC	DUT19	J11	7B		REFER TO	NETWORK	J7	7A
J11	19B	J85	1A	XB	RCVVFR	RTN19	J11	8A		REFER TO	NETWORK	J1	10B
J11	2A		REFER TO N	NETWORK	J7	2A	J11	8B		REFER TO	NETWORK	J1	8B
J11	2B		REFER TO N	NETWORK	J7	2A	J11	9A	J33	ЗA	VX	PCVAD	CHCTP
J11	20A	J67	5A	WC	RCVVFC	DUT10	J11	9B		REFER TO	NETWORK	J9	19A
J11	20B		REFER TO N	NETWORK	J11	16B	J20	1A		REFER TO	NE TWORK	J3	14A
J11	21A	J49	5A	WE	RCVVFC	DUT1	J20	10A	J116	2		N/CCINF	WRRK7
J11	21B	J49	1A	XF	RCVVFR	RTN1	J20	10B	J21	6B	AAS	+15V	
J11	22A	J57	5A	WQ	RCVVFC	OUT5	J20	11A	J116	3		COMCIN	IPWRRK7
J11	22B	J57	1A	XQ	RCVVFF	RTN5	J20	11B	J116	4		COMCL	OUTRK1
J11	3A		REFER TO N	NETWORK	J1	ЗA	J20	12A	J21	20A	AAV	-49VINP	UTRET
J11	3B		REFER TO N	NETWORK	J1	ЗA			J45 J45	15A 15B	AAV AAV	-48VINP -48VINP	UTRET IITRET
J11	4A		REFER TO N	NETWORK	J3	4A	J20	12B	J116	5		N/OCLO	UTRK1
J11	4B		REFER TO N	NETWORK	JЗ	4A	J20	13B	J116	6		N/CCLO	UTRK1
J11	5A		REFER TO N	NETWORK	J7	5A	J20	14A	J37	14B	AAR	-48VDCE	BITE
J11	5B		REFER TO N	NETWORK	J7	5A			J45 J45	13A 13B	AAR AAR	-48VINP -48VINP	UTPWR UTPWR
J11	6A		REFER TO N	NETWORK	J1	6A	J20	14B		REFER TO	NETWORK	J1	1A

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wife Connection List - Continued

FRO	Μ	то		REF. DESG.	SIGN/ NAMI	AL E	FRO	Μ	то		REF. DESG.	SIGNA NAME	L
J20	15B		REFER ⁻	TO NETWORK	J7	1A			J95	15A		F-LEAD	
J20	16A	J20 J21	18B 17A	AAT D/A	GMD D/AGND		J20	19B	J21	ЗA	AAU	-15V	
		J21	18A	AAT	D/AGND		.120	2A	.150	8A		CGABUSE	DIG-
		J37	15A	AAL	AGNDBI	TE	•=•		.152	8A		CGABUSE	DIG-
		J37	15B	AAL	AGNDBI	TE			J54	8A		CGABUSE	DIG-
									.156	8A		CGABUSE	DIG-
J20	16B	J21	6A	AAS	+15V				.158	84		CGABUSE	
									.160	84		CGABUSE	
J20	18A		REFER	TO NETWORK	J1	6A			162	84		CGABUSE	
									164	84		CGABUSE	
J20	18B		REFER	TO NETWORK	J20	16A			.166	84		CGABUSE	
									168	80		CGABUSE	
J20	19A	J49	15A		F-LEAD				170	80		CGABUSE	
		J51	15A		F-LEAD				172	80		CGABUSE	
		J53	15A		F-LEAD				174	9A		CCABLIST	
		J55	15A		F-LEAD				179	9A		CGABUSE	
		J57	15A		F-LEAD				182	9A		CGABUSE	
		J59	15A		F-LEAD				102	0A 0 A		CGADUSE	
		J61	15A		F-LEAD				J00	0A 0 A		CGADUSL	
		J63	15A		F-LEAD				J90	0A 0 A		CGADUSL	
		J65	15A		F-LEAD				J94	оA		CGABUSI	JIG
		J67	15A		F-LEAD		120	2B		DEEE		10	10B
		J69	15A		F-LEAD		520	20				39	190
		J71	15A		F-LEAD		120	201	1110	-V			
		J73	15A		F-LEAD		520	207	5115	-1		ILLAD	
		J75	15A		F-LEAD		.120	20B	.137	1A	AAN	-7VBITE	
		J77	15A		F-LEAD		020	202	.145	10B	AAN	-7VDCU	
		J79	15A		F-LEAD				J45	8B	AAN	-7V	
		J81	15A		F-LEAD				J45	9B	AAN	-7V	
		J83	15A		F-LEAD				J50	4A	AAN	-7VDCU	
		J85	15A		F-LEAD				J50	4B	AAN	-7VDCU	
		J87	15A		F-LEAD				J52	4A	AAN	-7VDCU	
		J89	15A		F-LEAD				J52	4B	AAN	-7VOCU	
		J91	15A		F-LEAD				J54	4A	AAN	-7VCCU	
		J93	15A		F-LEAD				J54	4B	AAN	-7VDCU	
B-22	>								J56	4A	AAN	-7VDCU	

FRO	M	то		REF. DESG.	SIGN/ NAMI	AL E	FRC	М	то		REF. DESG.	SIGN NAM	IAL E
		J56	4B	AAN	-7VDCU				J77	8A		CGALM	VF
		J58	4A	AAN	-7VDCU				.179	8A		CGALM	VF
		J58	4B	AAN	-7VDCU				J81	8A		CGALM	VF
		J60	4A	AAN	-7VDCU				J83	8A		CGALM	VF
		J60	4B	AAN	-7VDCU				.185	84		CGALM	VF
		J62	4A	AAN	-7VDCU				.187	84		CGALM	VF
		J62	4B	AAN	-7VDCU				180	84		CGALM	
		J64	4A	AAN	-7VDCU				101	8A	1 1 1	CGALM	
		J64	4B	AAN	-7VDCU				103	9A		CGALM	
		J86	4A	AAN	-7VDCU				J93	0A 0 A		CGALM	
		J86	4B	AAN	-7VDCU				190	OA		CGALIN	VF
		J90	4A	AAN	-7VDCU		120	20		DEEE		ю	ο Λ
		J90	4B	AAN	-7VDCU		J20	30		NEFE	K TO NETWORK	19	0A
		J94	4A	AAN	-7VDCU		120	10	121	10B			
		J94	4B	AAN	-7VDCU		520	47	JZ 1 1/0	6A			
									.149	6R			
J20	21A		REFER	TO NETWORK	J7	7A			151	6A			
100	045				10	- 7 A			.151	6B	AAF		
J20	21B		REFER	TO NETWORK	J3	7A			J53	6A	AAF	DGND	
100	00 4				17	• ••			J53	6B	AAF	DGND	
J20	22A		REFER	TO NETWORK	J/	ZA			J55	6A	AAF	DGND	
120	000				14	24			J55	6B	AAF	DGND	
JZU	ZZD		REFER	IO NEIWORK	JI	ZA			J57	6A	AAF	DGND	
120	24	140	٥٨		CGALM				J57	6B	AAF	DGND	
J20	34	J49	04		CGALINI				J59	6A	AAF	DGND	
		JOI	0A		CGALINI				J59	6B	AAF	DGND	
		J03	0A		CGALINI				J61	6A	AAF	DGND	
		J00	8A		CGALINI				J61	6B	AAF	DGND	
		J57	8A		CGALM				J63	6A	AAF	DGND	
		J59	8A		CGALM	′⊢ /_			J63	6B	AAF	DGND	
		J61	8A		CGALM	′⊢			J65	6A	AAF	DGND	
		J63	8A		CGALM	′F			J65	6B	AAF	DGND	
		J65	8A		CGALM	Έ			J67	6A	AAF	DGND	
		J67	8A		CGALM	′F			J67	6B	AAF	DGND	
		J69	8A		CGALM	′F			J69	6A	AAF	DGND	
		J71	8A		CGALM	′F			J69	6B	AAF	DGND	
		J73	8A		CGALM	′F			J71	6A	AAF	DGND	
		J75	8A		CGALM	′F			J71	6B	AAF	DGND	

FRO	Μ	то	REF. DESG.	SIGN	IAL IE	FRO	M	то	REF. DESG.	SIGN NAM	AL E
J20	4B		REFER TO NETWORK	. J7	16B	J20	9A	J116	1	N/OCIN	PWRRK7
J20	5A		REFER TO NETWORK	J1	ЗA	J21	1A		REFER TO NETWOR	≺ J5	9B
J20	5B		REFER TO NETWORK	. J7	13B	J21	10A	J37	28 AAC	-5V-1	
J20	6A			C J1	3A	J21	10B		REFER TO NETWOR	≺ J1	3A
J20	6B	J31	10B LN	LOCALL	OOPALM	J21	11B		REFER TO NETWOR	≺ J1	ЗA
J20	7B		REFER TO NETWORK	C J1	8B	J21	17A		REFER TO NETWOR	≺ J20	16A
J20	8A	J49	14B	CGAGN	IDALM9.5	J21	17B		REFER TO NETWOR	< J1	6A
		J51 J53	14B 14B	CGAGN	IDALM9.5 IDALM9.5	J21	18A		REFER TO NETWOR	< J20	16A
		J55 J57	14B 14B	CGAGN	IDALM9.5 IDALM9.5	J21	18B		REFER TO NETWOR	≺ J1	6A
		J59 J61	14B ¬¬¬ 14B ¬¬¬	CGAGN CGAGN	IDALM9.5 IDALM9.5	J21	19B		REFER TO NETWOR	≺ J20	4A
		J63 J65	14B 14B	CGAGN CGAGN	IDALM9.5 IDALM9.5	J21	2A		REFER TO NETWOR	< J7	9B
		J67	14B		IDALM9.5	J21	2B		REFER TO NETWOR	< J5	10B
		J71	14B	CGAGN	IDALM9.5	J21	20A		REFER TO NETWOR	< J20	12A
		J75	14D 14B	CGAGN	IDALM9.5	J21	20B		REFER TO NETWOR	K J1	6A
		J77 J79	14B 14B	CGAGN	IDALM9.5 IDALM9.5	J21	21A		REFER TO NETWOR	< J1	6A
		J81 J83	14B 14B	CGAGN CGAGN	IDALM9.5 IDALM9.5	J21	21B		REFER TO NETWOR	K J1	6A
		J85 J87	14B ¬¬¬ 14B ¬¬¬	CGAGN CGAGN	IDALM9.5 IDALM9.5	J21	3A		REFER TO NETWOR	< J20	19B
		J89 J91	14B 14B	CGAGN CGAGN	IDALM9.5 IDALM9.5	J21	5A		REFER TO NETWOR	≺ J3	5A
120	۹R	J93 J95	14B 14B PEEEP TO NETWORK		IDALM9.5 IDALM9.5	J21	5B		REFER TO NETWOR	< J7	5A

				Ta	ble B-1. F	Rear Assei	mbly Wire Conne	ction List	- Continued				
FRO	M	то		REF. DESG.	SIGN/ NAMI	AL E	FRO	М	то		REF. DESG.	SIGNAL NAME	
J21	6A		REFER TO N	NETWORK	J20	16B	J25	14B	J93	1B	вх	XMTVFRET23	
J21	6B		REFER TO N	NETWORK	J20	10B	J25	15A	J95	2A	CY	XMTVFIN24	
J21	7A		REFER TO N	NETWORK	Е	1-2	J25	15B	J95	1B	BY	XMTVFRET24	
J21	7B		REFER TO N	NETWORK	Е	1-2	J25	2A	J67	2A	СК	XMTVFIN10	
J21	8A		REFER TO N	NETWORK	J1	ЗA	J25	2B	J67	1B	BK	XMTVFRET10	
J21	8B		REFER TO N	NETWORK	J1	ЗA	J25	ЗA	J65	2A	CJ	XMTVFIN9	
J21	9A		REFER TO N	NETWORK	J1	ЗA	J25	3B	J65	1B	BJ	XMTVFRET9	
J21	9B		REFER TO N	NETWORK	J1	ЗA	J25	4A	J75	2A	СО	XMTVFIN14	
J25	1A	J71	2A	CM	XMTVFI	V12	J25	4B	J75	1B	BO	XMTVFRET14	
J25	1B	J71	1B	CM	XMTVFF	RET12	J25	5A	J73	2A	CN	XMTVFIN13	
J25	10A	J83	2A	CS	XMTVFI	N18	J25	5B		REFE	R TO NETWORK	J1 20B	
J25	10B	J83	1B	QS	XMTVFF	RET18	J25	6A	J77	2A	CP	XMTVFIN15	
J25	11A	J81	2A	CR	XMTVFI	N17	J25	6B	J77	1B	BP	XMTVFRET15	
J25	11B		REFER TO N	NETWORK	J1	20B	J25	7A	J79	2A	CQ	XMTVFIN16	
J25	12A	J91	2A	CW	XMTVFI	N22	J25	7B	J79	1B	BQ	XMTVFRET16	
J25	12B	J91	2B	BW	XMTVFF	RET22	J25	8A	J85	2A	СТ	XMTVFIN19	
J25	13A	J89	2A	CV	XMTVFI	N21	J25	8B	J85	1B	BT	XMTVFRET19	
J25	13B	J89	1B	BV	XMTVFF	RET21	J25	9A	J87	2A	CU	XMTVFIN20	
J25	14A	J93	2A	СХ	XMTVFI	N23	J25	9B	J87	1B	BU	XMTVFRET20	

	TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
1	Poor Assembly Wire Connection List Continued

FRO	М	то	REF. DESG.	SIGN	IAL E	<u>FRO</u>	M	то		REF. DESG.	SIGN NAM	AL E
J27	1A		REFER TO NETWOR	K J1	13A	J27	ЗA		REFER TO	NETWORK	J1	9A
J27	1B	J63 J64	9A EH 9A EH	XMTCH XMTCH	CTR8- CTR8-	J27	3B	J79	9A	ER	XMTCH	CTR16-
J27	10A	J81	9A EQ	XMTCH	CTR17-	J27	4A		REFER TO	NETWORK	J1	10A
		J82	9A EQ	XMTCH	CTR17-	J27	4B	J57 J58	9A 9A	EE EE	XMTCH	CTR- CTR5-
J27	10B	J73 J74	9A EM 9A EM	XMTCH XMTCH	CTR13- CTR13-	J27	5A		REFER TO	NETWORK	J1	5A
J27	11A	J77 J78	9A EO 9A EO	XMTCH XMTCH	CTR15- CTR15-	J27	5B	J67 J68	9A 9A	EJ FJ	XMTCH XMTCH	CTR10- CTR10-
J27	11B		REFER TO NETWOR	K J1	16B	J27	6A	J59 .160	9A 9A	EF FF	XMTCH	CTR6-
J27	12A	J85 J86	9A ES 9A ES	XMTCH XMTCH	CTR19- CTR19-	J27	6B	J69 J70	9A 9A	EK FK	XMTCH	CTR11- CTR11-
J27	12B		REFER TO NETWOR	K J1	17B	.127	74	.165	94	FI	XMTCH	CTR9-
J27	13A	J87	9A ET	XMTCH	CTR20-	021		J66	9A	EI	XMTCH	CTR9-
J27	13B		REFER TO NETWOR	K J1	14B	J27	7B	J93 .194	9A 9A	EW FW	XMTCH	CTR23- CTR23-
J27	14A	J95	9A EX	XMTCH	CTR24-	127	80	171	ο <i>Λ</i>	EI	хмтсн	TR12-
J27	14B		REFER TO NETWOR	K J1	15B	521		J72	9A	EL	XMTCH	CTR12-
J27	15A	J91	9A EV	XMTCH	CTR22-	J27	8B	J83	9A	ER	XMTCH	CTR18-
J27	15B		REFER TO NETWOR	K J1	3A	J27	9A	J75	9A	EN	XMTCH	CTR14-
J27	2A		REFER TO NETWOR	K J1	8A	J27	9B	J89	9A	EU	XMTCH	CTR21-
J27	2B	J61	9A EG	XMTCH	CTR7-	120	1 \	1100				
B-26	5	J02	JA EG			J29	IA	5100				

FRO	M	то		REF. DESG.	SIGN NAM	AL E	FRO	M	TO		REF. DESG.	SIGN NAM	AL E
							J31	1B	J115	+SKT	LC	FRMBIT	ERRMN
J29	1B	J108	-PIN	HL	EXTTIM	INGSRC(104	104	145	0.4			
J29	10A		REFER TO	NETWORK	J1	ЗA	J31	IUA	J45	OA	AAF	DGIND	
J29	11A		REFER TO	NETWORK	J1	3A	J31	10B		REFER TO	NETWORK	J20	6B
				-	-	-	J31	11A		REFER TO	NETWORK	J1	11A
J29	11B		REFER TO	NETWORK	J1	3A	.131	11R		REFER TO	NETWORK	.11	64
J29	12A		REFER TO	NETWORK	J1	ЗA	001					01	ON
120	100				11	24	J31	12A		REFER TO	NETWORK	J1	6A
JZ9	120		REFER TO	NETWORK	JI	34	J31	12B		REFER TO	NETWORK	J1	6A
J29	13A		REFER TO	NETWORK	J1	ЗA	104	400				14	C 4
J29	13B		REFER TO	NETWORK	J1	3A	J31	138		REFER IU	NETWORK	JT	бА
100							J31	14A		REFER TO	NETWORK	J1	6A
J29	14A		REFER TO	NETWORK	J1	3A	J31	15A		REFER TO	NETWORK	J1	6A
J29	14B		REFER TO	NETWORK	J1	ЗA				_			
.129	15A		REFER TO	NETWORK	.]1	3A	J31	2B	J117	-A	LD	INHFRM	ISCH
•=•					•		J31	ЗA	J50	8B	LQ	RCV4M	HZCLKBUS
J29	15B		REFER TO	NETWORK	J1	3A			J52	8B	LQ	RCV4M	HZCLKBUS
100	0.1				14	0 1			J54	8B	LQ	RCV4M	
J29	ZA		REFER IU	NETWORK	JT	3A			J20	8B 9D	LQ		
120	34		REFER TO		13	154			120				
020	54		KEI EK IO		00	104			162	8B		RCV4M	
.129	6B	.131	3B	HF		OOP-			164	8B		RCV4M	
020	02	001	02		200/122				400 166	8B		RCV4M	
J29	7B		REFER TO	NETWORK	J3	17B			J68	8B	LQ	RCV4M	IZCLKBUS
					•••				J70	8B	LQ	RCV4M	IZCLKBUS
J29	8B		REFER TO	NETWORK	J3	13B			J72	8B	LQ	RCV4MI	IZCLKBUS
									J74	8B	LQ	RCV4MI	HZCLKBUS
J29	9A		REFER TO	NETWORK	J1	ЗA			J78	8B	LQ	RCV4M	HZCLKBUS
									J82	8B	LQ	RCV4M	HZCLKBUS
J31	1A		REFER TO	NETWORK	J11	10B							

FRO	М	то		REF. DESG.	SIGN	AL E	FRO	M	ТО		REF. DESG.	SIGN NAM	IAL E
		J86	8B 8B	LQ LQ	RCV4MH		J31	9A		REFER	TO NETWORK	J1	6A
		J94	8B	LQ	RCV4MF	ZCLKBUS	J31	9B		REFER	TO NETWORK	J1	6A
J31	3B		REFER TO	NETWORK	J29	6B	J33	10A	J83	11A	RR	RCVCH	CTR18-
J31	4A		REFER TO	NETWORK	J1	6A	J33	10B	J81	11A	PQ	RCVCH	CTR17-
									J82	11A	RQ	RCVCH	CTR17-
J31	4B	J117	-B	LB	EXTLOO	PBACK-							
							J33	11A	J87	11A	RT	RCVCH	CTR20-
J31	5A		REFER TO	NETWORK	J1	6A	100		105		50	DOVOU	07040
104	6 D		DEEED TO		10	400	J33	11B	J85	11A	RS	RCVCH	CIR19-
J31	5B		REFER IO	NETWORK	19	12B			J 86	11A	KS	RUVUH	CIR19-
124	61				14	64	100	104	177	110	PO	DOVOU	
J21	0A		REFER IU	NEIWORK	JI	0A	122	IZA	J77 178	11A 11A	RO PO		
131	6B				ю	13B			570		RO	NO VOIT	CIRI5-
001	00		KLI LK IO		39	150	133	12B	170	11Δ	RP	RCVCH	CTR16
.131	7A	.145	10A	ΔΔΝ	-7VDCU		000	120	015		T N	NO VOIT	Ontro
001		.166	44	AAN	-7VDCU		.133	13A	.173	11A	RM	RCVCH	CTR13-
		J66	4B	AAN	-7VDCU		000	10/1	.174	11A	RM	RCVCH	CTR13-
		J68	4A	AAN	-7VDCU				011				011110
		J68	4B	AAN	-7VDCU		J33	13B	J75	11A	RN	RCVCH	CTR14-
		J70	4A	AAN	-7VDCU								
		J70	4B	AAN	-7VDCU		J33	14A	J53	11A	RC	RCVCH	CTR3-
		J72	4A	AAN	-7VDCU				J54	11A	RC	RCVCH	CTR3-
		J72	4B	AAN	-7VDCU								
		J74	4A	AAN	-7VDCU		J33	14B	J55	11A	RD	RCVCH	CTR4-
		J74	4B	AAN	-7VDCU				J56	11A	RD	RCVCH	CTR4-
		J78	4A	AAN	-7VDCU								
		J78	4B	AAN	-7VDCU		J33	15A	J49	11A	RA	RCVCH	CTR1-
		J82	4A	AAN	-7VDCU				J50	11A	RA	RCVCH	CTR1-
		J82	4B	AAN	-7VDCU								
							J33	15B	J51	11A	RB	RCVCH	CTR2-
J31	7B		REFER TO	NETWORK	J1	6A			J52	11A	RB	RCVCH	CTR2-
J31	8A		REFER TO	NETWORK	J1	6A	J33	2B		REFER	TO NETWORK	J1	6A
J31 B-28	8B		REFER TO	NETWORK	J1	6A							

28

FRO	Μ	то		REF. DESG.	SIGNAL NAME	FRO	М	то		REF. DESG.	SIGNAL NAME	
J33	3A		REFER TO) NETWORK	J11 9A			J66	11A	RI	RCVCHCTR9-	
J33	3B	J50	13A	QP	RCVDATABUSCLK	J33	7B	J67	11A	RJ	RCVCHCTR10-	
		J52	13A	QP	RCVDATABUSCLK			J68	11A	RJ	RCVCHCTR10-	
		J54	13A	QP	RCVDATABUSCLK							
		J56	13A	QP	RCVDATABUSCLK	J33	8A	J61	11A	RG	RCVCHCTR7-	
		J58	13A	QP	RCVDATABUSCLK			J62	11A	RG	RCVCHCTR7-	
		J60	13A	QP	RCVDATABUSCLK							
		J62	13A	QP	RCVDATABUSCLK	J33	8B	J63	11A	RH	RCVCHCTR8-	
		J64	13A	QP	RCVDATABUSCLK			J64	11A	RH	RCVCHCTR8-	
		J66	13A	QP	RCVDATABUSCLK							
		J68	13A	QP	RCVDATABUSCLK	J33	9A	J57	11A	RE	RCVCHCTR5-	
		J70	13A	QP	RCVDATABUSCLK			J58	11A	RE	RCVCHCTR5-	
		J72	13A	QP	RCVDATABUSCLK							
		J74	13A	QP	RCVDATABUSCLK	J33	9B	J59	11A	RF	RCVCHCTR6-	
		J78	13A	QP	RCVDATABUSCLK			J60	11A	RF	RCVCHCTR6-	
		J82	13A	QP	RCVDATABUSCLK							
		J86	13A	QP	RCVDATABUSCLK	J35	1A	J75	5A	WP	RCVVFOUT14	
		J90	13A	QP	RCVDATABUSCLK							
		J94	13A	QP	RCVDATABUSCLK	J35	1B	J75	1A	YP	RCVVFRTN14	
J33	4A	J93	11A	RW	RCVCHCTR23-	J35	10A	J77	5A	WW	RCVVFOUT15	
		J94	11A	RW	RCVCHCTR23-							
						J35	10B	J77	1A	XW	RCVVFRTN15	
J33	4B	J95	11A	RX	RCVCHCTR24-							
						J35	11A	J95	5A	WV	RCVVFOUT24	
J33	5A	J89	11A	RU	RCVCHCTR21-							
		J90	11A	RU	RCVCHCTR21-	J35	11B		REFER	TO NETWORK	J11 16B	
J3A	5B	J91	11A	RV	RCVCHCTR22-	J35	12A	J71	5A	WR	RCVVFOUT12	
J33	6A	J69	11A	RK	RCVCHCTR11-	J35	12B	J71	1A	XR	RCVVFRTN12	
		J70	11A	RK	RCVCHCTR11-							
						J35	13A	J53	5A	WS	RCVVFOUT3	
J33	6B	J71	11A	RLI	RCVCHCTR12-							
		J72	11A	RL	RCVCHCTR12-	J35	13B	J53	1A	XS	RCVVFRTN3	
J33	7A	J65	11A	RI	RCVCHCTR9-	J35	14A	J83	5A	WT	RCVVFOUT18	
												P 20

				REF.	SIGNAL	bly wile Conin	ection List	REF.	SIGNAL			
FRO	Μ	то		DESG.	NAME	FRO	M	то		DESG.	NAM	
J35	14B	J83	1A	XT	RCVVFRTN18	J37	1A		REFER TC	NETWORK	J20	20B
J35	15A	J65	5A	WU	RCVVFOUT9	J37	10B	J41 .141	4A 4B			TESTEN
J35	15B	J65	1A	XU	RCVVFRTN9			541	-U		VIOLLI	
J35	2A	J93	5A	WO	RCVVFOUT23	J37	13B	J41 J41	3A 3B		VFSFLF VFSELF	TESTFA TESTFA
J35	2B	J93	1A	XO	RCVVFRTN23	J37	14B		REFER TC	NETWORK	J20	14A
J35	3A	J63	5A	WN	RCVVFOUT8	J37	15A		REFER TC	NETWORK	J20	16A
J35	3B	J63	1A	XN	RCVVFRTN8	J37	15B		REFER TC	NETWORK	J20	16A
J35	4A	J87	5A	WJ	RCVVFOUT20	J37	2A		REFER TC	NETWORK	J7	9B
J35	4B	J87	1A	XJ	RCVVFRTN20	J37	2B		REFER TC	NETWORK	J21	10A
J35	5A	J69	5A	WK	RCVVFOUT11	J37	ЗA		REFER TC	NETWORK	J3	5A
J35	5B		REFER	TO NETWORK	J11 16B	J37	3B		REFER TC	NETWORK	J3	4A
J35	6A	J51	5A	WL	RCVVFOUT2	J37	6B		REFER TC	NETWORK	J1	10B
J35	6B	J51	1A	XL	RCVVFRTN2	J37	7B	J44	5B	AAP	-42V	_
J35	7A	J81	5A	WM	RCVVFOUT17			J45	12B	AAP	-42VBITE	-
J35	7B	J81	1A	XM	RCVVFRTN17	J37	8B		REFER TC) NETWORK	J7	1A
J35	8A	J89	5A	WY	RCVVFOUT21	J37	9B		REFER TC	NETWORK	J7	2A
J35	8B	J89	1A	XY	RCVVFRTN21	J41	2A		REFER TC	NETWORK	J5	10A
J35	9A	J59	5A	WX	RCVVFOUT6	J41	ЗA		REFER TC	NETWORK	J37	13B
J35	9B	J59	1A	XX	RCVVFRTN6	J41	ЗA		REFER TC	NETWORK	J37	13B
						J41	4A		REFER TO	NETWORK	J37	10B

Table B-1. Rear Assembly Wire Connection List -. Continued

				Tal	ole B-1. F	Rear Assem	bly Wire Conne	ection List	- Continued				
FRO	м	то		REF. DESG.	SIGN. NAM	AL E	FRO	М	то		REF. DESG.	SIGN/ NAMI	AL E
J41	4B		REFER TO	NETWORK	J37	10B	J44	15B	J116	25		COMCLO	OFRK6
J41	9A		REFER TO	NETWORK	J1	6A	J44	2B		REFER TO	NETWORK	J1	20B
J41	9B		REFER TO	NETWORK	J1	6A	J44	ЗA		REFER TO	NETWORK	J1	10B
J42	1B		REFER TO	NETWORK	J1	10B	J44	4A		REFER TO	NETWORK	JA	10B
J42	2B		REFER TO	NETWORK	J1	10B	J44	5B		REFER TO	NETWORK	J37	7B
J42	3B		REFER TO	NETWORK	J1	10B	J44	7A	J116	7		N/CCLIN	RK3
J42	4B		REFER TO	NETWORK	J1	10B	J44	7B	J116	10		N/CCFA	JLTRK2
J44	1B		REFER TO	NETWORK	J11	16B	J44	8A	J116	8		N/OCLIN	RK3
J44	10A	J116	13		N/CCRL	RK5	J44	8B	J116	11		N/OCFA	ULTRK2
144	10B	J116	16		N/CCRL	RK4	J44	9A	J116	9		COMCLI	NRK3
44	11A	J116	14		N/OCRL	RK5	J44	9B	J116	12		COMCF	AULTRK2
44	11B	.1116	17		N/OCRI	RK4	J45	10A		REFER TO	NETWORK	J31	7A
44	124	1116	15		COMCR		J45	10B		REFER TO	NETWORK	J20	20B
44	12B	J116	18		COMCLI	_RK4	J45	12A	J49 J49	22A 22B	AAP AAP	-42VVF -42VVF	
44	13A	J116	20		N/CCCG	ARK8			J51 J51	22A 22B	AAP AAP	-42VVF -42VVF	
44	13B	J116	23		N/CCLO	FRK6			J53 J53	22A 22B	AAP AAP	-42VVF -42VVF	
44	14A	J116	21		N/OCCG	ARK8			J55 J55	22A 22B		-42VVF -42VVF	
44	14B	J116	24		N/OCLO	FRK6			J57 J57 J59	22A 22B 22A	AAP AAP AAP	-42VVF -42VVF -42VVF	
J44	15A	J116	22		сомсс	GARK8							

Table B-1. Rear Assembly Wire Connection List - Continued

FROM	то		REF. DESG.	SIGNAL NAME	FRO	M	то	REF. DESG.	SIGN/ NAME	AL E
	J59	22B	AAP	-42VVF	J45	13A	REFER TO	NETWORK	J20	14A
	J61	22A	AAP	-42VVF						
	J61	22B	AAP	-42VVF	J45	13B	REFER TO	NETWORK	J20	14A
	J63	22A	AAP	-42VVF						
	J63	22B	AAP	-42VVF	J45	15A	REFER TO	NETWORK	J20	12A
	J65	22A	AAP	-42VVF						
	J65	22B	AAP	-42VVF	J45	15B	REFER TO	NETWORK	J20	12A
	J67	22A	AAP	-42VVF						
	J67	22B	AAP	-42VVF	J45	4A	REFER TO	NETWORK	J3	4A
	J69	22A	AAP	-42VVF						
	J69	22B	AAP	-42VVF	J45	4B	REFER TC	NETWORK	J1	7B
	J71	22A	AAP	-42VVF						
	J71	22B	AAP	-42VVF	J45	5A	REFER TC) NETWORK	J3	4A
	J73	22A	AAP	-42VVF						
	J73	22B	AAP	-42VVF	J45	5B	REFER TC) NETWORK	J1	7B
	J75	22A	AAP	-42VVF						
	J75	22B	AAP	-42VVF	J45	6A	REFER TC) NETWORK	J3	4A
	J77	22A	AAP	-42VVF						
	J77	22B	AAP	-42VVF	J45	6B	REFER TC	NETWORK	J1	7B
	J79	22A	AAP	-42VVF						
	J79	22B	AAP	-42VVF	J45	8A	REFER TO	NETWORK	J31	10A
	J81	22A	AAP	-42VVF						
	J81	22B	AAP	-42VVF	J45	8B	REFER TC	NETWORK	J20	20B
	J83	22A	AAP	-42VVF						
	J83	22B	AAP	-42VVF	J45	9B	REFER TO	NETWORK	J20	20B
	J85	22A	AAP	-42VVF						
	J85	22B	AAP	-42VVF	J49	1A	REFER TO	NETWORK	J11	21B
	J87	22A	AAP	-42VVF						
	J87	22B	AAP	-42VVF	J49	1B	REFER TO	NETWORK	J1	21B
	J89	22A	AAP	-42VVF						
	J89	22B	AAP	-42VVF	J49	10A	REFER TC	NETWORK	J1	12B
	J91	22A	AAP	-42VVF						
	J91	22B	AAP	-42VVF	J49	11A	REFER TC	NETWORK	J33	15A
	J93	22A	AAP	-42VVF						
	J93	22B	AAP	-42VVF	J49	12A	REFER TC	NETWORK	J9	22A
	J95	22A	AAP	-42VVF						
	J95	22B	AAP	-42VVF	J49	13A	REFER TC	NETWORK	J11	13A
5 12B		REFER T		K J37 7R						

FRO	M	то	REF. DESG.	SIGN NAN	NAL IE	FRO	M	ТО		B-33 DESG.	RE NAME	F. SIGNAL
J49	14B		REFER TO NETWOR	K J20	8A	J49	9A		REFER TO	D NETWORK	J3	228
J49	15A		REFER TO NETWOR	K J20	19A	J50	1A	131	5		CH1SIG	1(+)
J49	16A	J119	-C ¬¬¬	CHAN1	ESIG	J50	1B	131	6		CH1SIG ²	1(-)
J49	17A	J118	-C ¬¬¬	CHAN1	MSIG	J50	10A		REFER TO	O NETWORK	J5	10A
J49	18A	J101	-A ¬¬¬	CH1XM	TVFINT	J50	10B		REFER TO	D NETWORK	J3	12B
J49	19A	J101	-В ¬¬¬	CH1XN	ITVFINR	J50	11A		REFER TO	D NETWORK	J33	15A
J49	2A		REFER TO NETWOR	K J1	16A	J50	11B		REFER TO	D NETWORK	J3	15B
J49	20A	J101	-C	C1RCV	VFOUTT	J50	12A		REFER TO	O NETWORK	J9	10A
J49	20B	J101	-D	C1RCV	VFOUTB	J50	12B		REFER TO	D NETWORK	J9	14B
J49	22A		REFER TO NETWOR	RK J45	12A	J50	13A		REFER TO	D NETWORK	J33	3B
J49	22B		REFER TO NETWOR	K J45	12A	J50	13B		REFER TO	D NETWORK	J3	14B
J49	ЗA		REFER TO NETWOR	K J1	10B	J50	14A		REFER TO	D NETWORK	J3	4A
J49	3B		REFER TO NETWOR	K J1	10B	J50	14B		REFER TO	D NETWORK	J3	4A
J49	5A		REFER TO NETWOR	K J11	21A	J50	15A	J131	24		CH1XMT	CLKIN(+
J49	6A		REFER TO NETWOR	K J20	4A	J50	15B	J131	23		CH1XMT	CLKIN(-
J49	6B		REFER TO NETWOR	K J20	4A	J50	16A	J131	15		CH1XMT	CLKOT(+
J49	7A		REFER TO NETWOR	K J1	ЗA	J50	16B	J131	16		CH1XMT	CLKOT(-
J49	7B		REFER TO NETWOR	K J1	ЗA	J50	17A	J131	17		CH1RCV	/CLK(+)
J49	8A		REFER TO NETWOR	K J20	ЗA	J50	17B	J131	18		CH1RCV	′CLK(-)

FRO	Μ	то	REF. DESG.	SIGN NAM	AL E	FRO	М	то		REF. DESG.	SIGN/ NAME	AL E
J50	18A	J131	2	CH1XM1	ΓDATA(+)	J50	8A		REFER TO	NETWORK	J20	2A
J50	18B		REFER TO NETWORK	J1	8B	J50	8B		REFER TO	NETWORK	J31	3A
J50	19A	J131	14	CH1XM1	ΓDATA(-)	J50	9A		REFER TO	NETWORK	J3	22B
J50	19B		REFER TO NETWORK	J3	11A	J51	1A		REFER TO	NETWORK	J35	6B
J50	2A	J131	8	CH1SIG:	2(+)	J51	1B		REFER TO	NETWORK	J1	21B
J50	2B	J131	9	CH1SIG	2(-)	J51	10A		REFER TO	NETWORK	J1	12B
J50	20A	J131	3	CH1RC\	/DATA(+)	J51	11A		REFER TO	NETWORK	J33	15B
J50	20B	J131	19	CH1RC\	/DATA(-)	J51	12A		REFER TO	NETWORK	J9	22A
J50	21A	J131	12	CH1SIG	4(+)	J51	13A		REFER TO	NETWORK	J11	13A
J50	21B	J131	13	CH1SIG4	4(-)	J51	14B		REFER TO	NETWORK	J20	9A
.150	34	.1131	10	CH1SIG:	3(+)	J51	15A		REFER TO	NETWORK	J20	19A
150	3B	1131	11	CHISIC	3(_)	J51	16A				CHAN2E	SIG
150	40	0101		120	20P	J51	17A	J118	-В		CHAN2M	ISIG
150	4A 4B		REFER TO NETWORK	120	20B	J51	18A	J101	-В		CH2XMT	VFINT
150	5B		REFER TO NETWORK	10	11B	J51	19A	J101	-К		CHZXMT	VFINR
150	64		REFER TO NETWORK	11	64	J51	2A		REFER TO	NETWORK	J20	15A
J50	6B		REFER TO NETWORK	.J1	6A	J51	20A	J101	-L		C2RCVV	FOUTT
J50	7A		REFER TO NETWORK	J1	3A	J51	20B	J101	-M		C2RCVV	FOUTR
J50	7B		REFER TO NETWORK	J1	3A	J51	22A		REFER TO	NETWORK	J45	12A
	_			• ·								

	Table B-1. Rear Assembly Wire Connection List - Continued														
FRO	м		то			REF. DESG.	SIGN.	AL E	FRO	м	то		REF. DESG.	SIGN NAM	AL E
J51	22B			REFER ⁻	TO N	NETWORK	J45	12A	J52	13B		REFER	TO NETWORK	J3	14B
J51	ЗA			REFER ⁻		NETWORK	J1	10B	J52	14A		REFER	TO NETWORK	J3	4A
J51	3B			REFER ⁻		NETWORK	J1	10B	J52	14B		REFER	TO NETWORK	J3	4A
J51	5A			REFER ⁻	TO N	NETWORK	J35	6A	J52	15A	J130	24		CH2XM	TCLKIN(+
J51	6A			REFER ⁻		NETWORK	J20	4A	J52	15B	J130	23		CH2XM	TCLKIN(-
J51	6B			REFER ⁻		NETWORK	J20	4A	J52	16A	J130	15		CH2XM	TCLKOT(+
J51	7A			REFER ⁻	TO N	NETWORK	J1	ЗA	J52	16B	J130	16		CH2XM	TCLKOT(-
J51	7B			REFER ⁻	TO N	NETWORK	J1	ЗA	J52	17A	J130	17		CH2RC	VCLK(+)
J51	8A			REFER ⁻		NETWORK	J20	3A	J52	17B	J130	18		CH2RC	/CLK(-)
J51	9A			REFER ⁻	TO N	NETWORK	J3	19B	J52	18A	J130	2		CH2XM	TDATA(+)
J52	1A	J1	30	5			CH2SIG	1(+)	J52	18B		REFER	TO NETWORK	J1	8B
J52	1B	J1	30	6			CH2SIG ²	1(-)	J52	19A	J130 14			CH2XM	TDATA(-)
J57	10A			REFER ⁻		NETWORK	J5	10A	J52	19B		REFER	TO NETWORK	J3 11A	
J52	10B			REFER ⁻	TON	NETWORK	J3	12B	J52	2A	J130	8		CH2SIG	2(+)
J52	11A			REFER ⁻	TON	NETWORK	J33	15B	J52	2B	J130	9		CH2SIG	2(-)
J52	11B			REFER ⁻		NETWORK	J3	15B	J52	20A	J130	3		CH2RC	VDATA(+)
J52	12A			REFER ⁻		NETWORK	J9	10B	J52	20B	J130	19		CH2RC	VDATA(-)
J52	12B			REFER ⁻	TON	NETWORK	J9	14B	J52	21A	J130	12		CH2SIG	4(+)
J52	13A			REFER ⁻	TON	NETWORK	J33	3B	J52	21B	J130	13		CH2SIG	4(-)

FRO	M	то		REF. DESG.	SIGN/ NAME	AL E	FRO	M	ТО		REF. DESG.	SIGN/ NAME	AL E
J52	ЗA	J130	10		CH2SIG3	3(+)	J53	15A		REFER TO N	NETWORK	J20	19A
J52	3B	J130	11		CH2SIG3	8(-)	J53	16A	J119	-V		CHAN3E	SIG
J52	4A		REFER TO	NETWORK	J20	20B	J53	17A	J118	-V		CHAN3M	SIG
J52	4B		REFER TO	NETWORK	J20	20B	J53	18A	J101	-E		СНЗХМТ	VFINT
J52	5B		REFER TO	NETWORK	J9	11B	J53	19A	J101	-F		СНЗХМТ	VFINR
J52	6A		REFER TO	NETWORK	J1	6A	J53	2A		REFER TO N	NETWORK	J1	14A
J52	6B		REFER TO	NETWORK	J1	6A	J53	2A	J101	-G		C3RCVV	FOUTT
J52	7A		REFER TO	NETWORK	J1	ЗA	J53	20B	J101	-H		C3RCVV	FOUTR
J52	7B		REFER TO	NETWORK	J1	ЗA	J53	22A		REFER TO N	NETWORK	J45	12A
J52	8A		REFER TO	NETWORK	J20	2A	J53	22B		REFER TO N	NETWORK	J45	12A
J52	8B		REFER TO	NETWORK	J31	ЗA	J53	ЗA		REFER TO N	NETWORK	J1	10B
J52	9A		REFER TO	NETWORK	J3	19B	J53	3B		REFER TO N	NETWORK	J1	10B
J53	1A		REFER TO	NETWORK	J35	13B	J53	5A		REFER TO N	NETWORK	J35	13A
J53	1B		REFER TO	NETWORK	J1	20B	J53	6A		REFER TO N	NETWORK	J20	4A
J53	10A		REFER TO	NETWORK	J1	12B	J53	6B		REFER TO N	NETWORK	J20	4A
J53	11A		REFER TO	NETWORK	J33	14A	J53	7A		REFER TO N	NETWORK	J1	3A
J53	12A		REFER TO	NETWORK	J9	22A	J53	7B		REFER TO N	NETWORK	J1	3A
J53	13A		REFER TO	NETWORK	J11	13A	J53	8A		REFER TO N	NETWORK	J20	3A
J53	14B		REFER TO	NETWORK	J20	8A	J53	9A		REFER TO N	NETWORK	J3	20B

	TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
Table B-1	Rear Assembly Wire Connection List - Continued

FRO	M	то		REF. DESG.	SIGNA NAME	AL E		M	то		REF. DESG.	SIGN/ NAMI	AL E
J54	1A	J129	5		CH3SIG1	l (+)	J54	18B		REFER TO	NETWORK	J1	8B
J54	1B	J124	6		CH3SIG1	(-)	J54	19A	J129	14		СНЗХМТ	DATA(-)
J54	10A		REFER TO	NETWORK	J5	10A	J54	19B		REFER TO	NETWORK	J3	11A
J54	10B		REFER TO	NETWORK	J3	12B	J54	2A	J129	8		CH3SIG	R(+)
J54	11A		REFER TO	NETWORK	J33	14A	J54	2B	J129	9		CH3SIG2	2(-)
J54	11B		REFER TO	NETWORK	J3	15B	J54	20A	J129	3		CH3RCV	/DATA(+)
J54	12A		REFER TO	NETWORK	J9	10B	J54	20B	J129	19		CH3RCV	/DATA(-)
J54	12B		REFER TO	NETWORK	J9	14B	J54	21A	J129	12		CH3SIG	4(+)
J54	13A		REFER TO	NETWORK	J33	3B	J54	21B	J129	13		CH3SIG4	4(-)
J54	13B		REFER TO	NETWORK	J3	14B	J54	3A	J129	10		CH3SIG:	3(+)
J54	14A		REFER TO	NETWORK	J3	4A	J54	3B	J129	11		CH3SIG	3(-)
J54	14B		REFER TO	NETWORK	J3	4A	J54	4A		REFER TO	NETWORK	J20	20B
J54	15A	J129	24		СНЗХМТ	CLKIN(+	J54	4B		REFER TO	NETWORK	J20	20B
J54	15B	J129	23		СНЗХМТ	CLKIN(-	J54	5B		REFER TO	NETWORK	J9	11B
J54	16A	J129	15		СНЗХМТ	CLKOT(+	J54	6A		REFER TO	NETWORK	J1	6A
J54	16B	J129	16		СНЗХМТ	CLKOT(-	J54	6B		REFER TO	NETWORK	J2	6A
J54	17A	J129	17		CH3RCV	CLK(+)	J54	7A		REFER TO	NETWORK	J2	ЗA
J54	17B	J129	18		CH3RCV	CLK(-)	J54	7B		REFER TO	NETWORK	J1	ЗA
J54	18A	J129	2		СНЗХМТ	DATA(+)	J54	8A		REFER TO	NETWORK	J20	2A

FRO	М	то	REF. DESG.	SIGNAL NAME	FRO	M	то	REF. DESG.	SIGNA NAME	۱ L
J54	8B		REFER TO NETWORK	J31 3A	J55	ЗA		REFER TO NETWORK	J1	10B
J54	9A		REFER TO NETWORK	J3 20B	J55	3B		REFER TO NETWORK	J1	10B
J55	1A		REFER TO NETWORK	J11 18B	J55	5A		REFER TO NETWORK	J11	18A
J55	1B		REFER TO NETWORK	J1 20B	J55	6A		REFER TO NETWORK	J20	4A
J55	10A		REFER TO NETWORK	J1 12B	J55	6B		REFER TO NETWORK	J20	4A
J55	11A		REFER TO NETWORK	J33 14B	J55	7A		REFER TO NETWORK	J1	ЗA
J55	12A		REFER TO NETWORK	J9 22A	J55	7B		REFER TO NETWORK	J1	ЗА
J55	13A		REFER TO NETWORK	J11 13A	J55	8A		REFER TO NETWORK	J20	ЗА
J55	14B		REFER TO NETWORK	J20 8A	J55	9A		REFER TO NETWORK	J3	21B
J55	15A		REFER TO NETWORK	J20 19A	J56	1A	J128	5	CH4SIG1	(+)
J55	16A	J119	-A ¬¬¬	CHAN4ESIG	J56	1B	J128	6	CH4SIG1	(-)
J55	17A	J118	-A ¬¬¬	CHAN4MSIG	J56	10A		REFER TO NETWORK	J5	10A
J55	18A	J100	-A ¬¬¬	CH4XMTVFINT	J56	10B		REFER TO NETWORK	J3	12B
J55	19A	J100	-В ¬¬¬	CH4XMTVFINR	J56	11A		REFER TO NETWORK	J33	14B
J55	2A		REFER TO NETWORK	J1 18A	J56	11B		REFER TO NETWORK	J3	15B
J55	20A	J100	-C ¬¬¬	C4RCVVFOUTT	J56	12A		REFER TO NETWORK	J9	10B
J55	20B	J100	-D ¬¬¬	C4RCVVFOUTR	J56	12B		REFER TO NETWORK	J9	14B
J55	22A		REFER TO NETWORK	J45 12A	J56	13A		REFER TO NETWORK	J33	3B
J55	22B		REFER TO NETWORK	J45 12A	J56	13B		REFER TO NETWORK	J3	14B

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wire Connection List - Continued

FRO	м	то	REF DES	G. NA	GNAL ME	FRC	M	ТО		REF. DESG.	SIGN. NAM	AL E
J56	14A		REFER TO NETW	ORK J	3 4A	J56	3B	J128	11		CH4S1G	3(-)
J56	14B		REFER TO NETW	ORK J	3 4A	J56	4A		REFER TO) NETWORK	J20	20E
J56	15A	J128	24	CH4X	(MTCLKIN(+	J56	4B		REFER TO) NETWORK	J20	20E
J56	15B	J128	23	CH4X	(MTCLKIN(-	J56	5B		REFER TO) NETWORK	J9	11E
J56	16A	J128	15	CH4X	(MTCLKOT(+	J56	6A		REFER TO) NETWORK	J1	6A
J56	16B	J128	16	CH4X	(MTCLKOT(-	J56	6B		REFER TO) NETWORK	J1	6A
J56	17A	J128	17	CH4R	RCVCLK(+)	J56	7A		REFER TO) NETWORK	J1	ЗA
J56	17B	J128	18	CH4R	RCVCLK(-)	J56	7B		REFER TO) NETWORK	J1	ЗA
J56	18A	J128	2	CH4X	(MTDATA(+)	J56	8A		REFER TO) NETWORK	J20	2A
J56	18B		REFER TO NETW	ORK J	1 8B	J56	8B		REFER TO) NETWORK	J31	ЗA
J56	19A	J128	14	CH4X	(MTDATA(-)	J56	9A		REFER TO) NETWORK	J3	21E
J56	19B		REFER TO NETW	ORK J	3 11A	J57	1A		REFER TO) NETWORK	J11	22E
J56	2A	J128	8	CH4S	SIG2(+)	J57	1B		REFER TO) NETWORK	J1	20E
J56	2B	J128	9	CR4S	6IG2(-)	J57	10A		REFER TO) NETWORK	J1	12E
J56	20A	J128	3	CH4R	RCVDATA(+)	J57	11A		REFER TO) NETWORK	J33	9A
J56	20B	J128	19	CH4R	RCVDATA(-)	J57	12A		REFER TO) NETWORK	J9	22A
J56	21A	J128	12	CH4S	8IG4(+)	J57	13A		REFER TO) NETWORK	J11	13A
J56	21B	J128	13	CH4S	6IG4(-)	J57	14B		REFER TO) NETWORK	J20	8A
J56	3A	J128	10	CH4S	SIG3(+)	J57	15A		REFER TO) NETWORK	J20	19A

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1 Rear Assembly Wire Connection List - Continued

FRO	M	то		REF. DESG.	SIGN/ NAME	AL E	FRO	М	то		REF. DESG.	SIGN/ NAMI	AL E
J57	16A	J119	-т		CHAN5E	SIG	J58	1B	J127	6		CH5SIG1	1(-)
J57	17A	J118	-Т		CHAN5M	ISIG	J58	10A		REFER TO	NETWORK	J5	10A
J57	18A	J100	-J		CH5XMT	VFINT	J58	10B		REFER TO	NETWORK	J3	12B
J57	19A	J100	-K		CH5XMT	VFINR	J58	11A		REFER TO	NETWORK	J33	9A
J57	2A		REFER TO I	NETWORK	J1	204	J58	11B		REFER TO	NETWORK	J3	15B
J57	20A	J100	-L		C5RCVV	FOUTT	J58	12A		REFER TO	NETWORK	J9	10B
J57	20B	J100	-M		C5RCVV	FOUTR	J58	12B		REFER TO	NETWORK	J9	14B
J57	22A		REFER TO I	NETWORK	J45	12A	J58	13A		REFER TO	NETWORK	J33	3B
J57	22B		REFER TO I	NETWORK	J45	12A	J58	13B		REFER TO	NETWORK	J3	14B
J57	ЗA		REFER TO I	NETWORK	J1	10B	J58	14A		REFER TO	NETWORK	J3	4A
J57	3B		REFER TO I	NETWORK	J1	10B	J58	14B		REFER TO	NETWORK	J3	4A
J57	5A		REFER TO I	NETWORK	J11	22A	J58	15A	J127	24		CH5XMT	CLKIN(+
J57	6A		REFER TO I	NETWORK	J20	4A	J58	15B	J127	23		CH5XMT	CLKIN(-
J57	6B		REFER TO I	NETWORK	J20	4A	J58	16A	J127	15		CH5XMT	CLKOT(+
J57	7A		REFER TO I	NETWORK	J1	3A	J58	16B	J127	16		CH5XMT	CLKOT(-
J57	7B		REFER TO I	NETWORK	J1	ЗA	J58	17A	J127	17		CH5RCV	/CLK(+)
J57	8A		REFER TO I	NETWORK	J20	ЗA	J58	17B	J127	18		CH5RCV	′CLK(-)
J57	9A		REFER TO I	NETWORK	J27	4B	J58	8A	J127	2		CH5XMT	DATA(+)
J58	1A	J127	5		CH5SIG1	(+)	J58	8B		REFER TO	NETWORK	J1	8B

FRO	M	то	REF. DESG.	SIGNA NAME	AL E	FRO	M	то		REF. DESG.	SIGN/ NAME	AL E
J58	19A	J127	14	CH5XMT	DATA(-)	J58	9A		REFER TO	D NETWORK	J27	4B
J58	19B		REFER TO NETWORK	J3	11A	J59	1A		REFER TO	D NETWORK	J35	9B
J58	2A	J127	8	CH5SIG2	2(+)	J59	1B		REFER TO	D NETWORK	J1	20B
J58	2B	J127	9	CH5SIG2	(-)	J59	10A		REFER TO) NETWORK	J1	12B
J58	20A	J127	3	CH5RCV	DATA(+)	J59	11A		REFER TO	D NETWORK	J33	9B
J58	20B	J127	19	CH5RCV	DATA(-)	J59	12A		REFER TO	D NETWORK	J9	22A
J58	21A	J127	12	CH5SIG4	ł(+)	J59	13A		REFER TO	D NETWORK	J11	13A
J58	21B	J127	13	CH5SIG4	.(-)	J59	14B		REFER TO	D NETWORK	J20	8A
J58	ЗA	J127	10	CH5SIG3	8(+)	J59	15A		REFER TO	D NETWORK	J20	19A
J58	3B	J127	11	CH5SIG3	·(-)	J59	16A	J119	-EE		CHAN6E	SIG
J58	4A		REFER TO NETWORK	J20	20B	J59	17A	J110	-EE		CHAN6M	ISIG
J58	4B		REFER TO NETWORK	J20	20B	J59	18A	J100	-E		CH6XMT	VFINT
J58	5B		REFER TO NETWORK	J9	11B	J59	19A	J100	-F		CH6XMT	VFINR
J58	6A		REFER TO NETWORK	J1	6A	J59	2A		REFER TO	D NETWORK	J1	19A
J58	6B		REFER TO NETWORK	J1	6A	J59	20A	J200	-G		C6RCVV	FOUTT
J58	7A		REFER TO NETWORK	J1	ЗА	J59	20B	J100	-H		C6RCVV	FOUTR
J58	7B		REFER TO NETWORK	J1	ЗА	J59	22A		REFER TO	D NETWORK	J45	12A
J58	8A		REFER TO NETWORK	J20	2A	J59	22B		REFER TO	D NETWORK	J45	12A
J58	8B		REFER TO NETWORK	J31	2A	J59	ЗA		REFER TO	D NETWORK	J1	10B

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wire Connection List - Continued

FROM		то	REF. DESG.	SIGN/ NAME	AL E	FRO	FROM			REF. DESG.	SIGNAL NAME	
J59	3B		REFER TO NETWORK	J1	10B	J60	14B		REFER TO N	IETWORK	J3	4A
J59	5A		REFER TO NETWORK	J35	9A	J60	15A	J126	24		CH6XM	TCLKIN(+
J59	6A		REFER TO NETWORK	J20	4A	J60	15B	J126	23		CH6XM	TCLKIN(-
J54	6B		REFER TO NETWORK	J20	4A	J60	16A	J126	15		CH6XM	TCLKOT(+
J59	7A		REFER TO NETWORK	J1	ЗA	J60	16B	J126	16		CH6XM	TCLKOT(-
J59	7B		REFER TO NETWORK	J1	ЗA	J60	17A	J126	17		CH6RC	/CLK(+)
J59	8A		REFER TO NETWORK	J20	ЗA	J60	17B	J126	18		CH6RC	/CLK(-)
J59	9A		REFER TO NETWORK	J27	6A	J60	18A	J126	2		CH6XM	TDATA(+)
J60	1A	J126	5	CH6SIG1	l (+)	J60	18B		REFER TO N	IETWORK	J1	8B
J60	1B	J126	6	CH6SIG1	(-)	J60	19A	J126	14		CH6XM	TDATA(-)
J60	10A		REFER TO NETWORK	J5	10A	J60	19A		REFER TO N	IETWORK	J3	11A
J60	10B		REFER TO NETWORK	JЗ	12B	J60	2A	J126	8		CH6SIG	2(+)
J60	11A		REFER TO NETWORK	J33	9B	J60	2B	J126	9		CH6SIG	2(-)
J60	11B		REFER TO NETWORK	J3	15B	J60	20A	J126	3		CH6RC	/DATA(+)
J60	12A		REFER TO NETWORK	J9	10B	J60	20B	J126	19		CH6RC	/DATA(-)
J60	12B		REFER TO NETWORK	J9	14B	J60	21A	J126	12		CH6SIG	4(+)
J60	13A		REFER TO NETWORK	J33	3B	J60	21B	J126	13		CH6SIG	4(-)
J60	13B		REFER TO NETWORK	J3	14B	J60	ЗA	J126	10		CH6SIG	3(+)
J60	14A		REFER TO NETWORK	J3	4A	J60	3B	J126	11		CH6SIG	3(-)

	TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
Table B-1. Rear Assembly Wire Conn	nection List - Continued

	Table B-1. Rear Assembly Wire Connection List - Continued													
FROM		тс)	REF. DESG.		AL E	FRO	FROM			REF. DESG.	SIGNAL NAME		
J60	4A		REFER TO N	NETWORK	J20	20B	J61	17A	J118	-S		CHAN7M	ISIG	
J60	4B		REFER TO N	NETWORK	J20	20B	J61	18A	J103	-A		CH7XMT	VFINT	
J60	5B		REFER TO N	NETWORK	J9	11B	J61	19A	J103	-В		CH7XMT	VFINR	
J60	6A		REFER TO N	NETWORK	J1	6A	J61	2A		REFER TO	NETWORK	J1	17A	
J60	6B		REFER TO N	NETWORK	J1	6A	J61	20A	J103	-C		C7RCVV	FOUTT	
J60	7A		REFER TO N	NETWORK	J1	3A	J61	20B	J103	-D		C7RCVV	FOUTR	
J60	7B		REFER TO N	NETWORK	J1	3A	J61	22A		REFER TO	NETWORK	J45	12A	
J60	8A		REFER TO N	NETWORK	J20	2A	J61	22B		REFER TO	NETWORK	J45	12A	
J60	8B		REFER TO N	NETWORK	J31	3A	J61	ЗA		REFER TO	NETWORK	J1	10B	
J60	9A		REFER TO N	NETWORK	J27	6A	J61	3B		REFER TO	NETWORK	J1	10B	
J61	1A		REFER TO N	NETWORK	J11	16B	J61	5A		REFER TO	NETWORK	J11	16A	
J61	1B		REFER TO N	NETWORK	J1	21B	J61	6A		REFER TO	NETWORK	J20	4A	
J61	10A		REFER TO N	NETWORK	J1	12B	J61	6B		REFER TO	NETWORK	J20	4A	
J61	11A		REFER TO N	NETWORK	J33	8A	J61	7A		REFER TO	NETWORK	J1	ЗA	
J61	12A		REFER TO N	NETWORK	J9	22A	J61	7B		REFER TO	NETWORK	J1	3A	
J61	13A		REFER TO N	NETWORK	J11	13A	J61	8A		REFER TO	NETWORK	J20	ЗA	
J61	14B		REFER TO N	NETWORK	J20	8A	J61	9A		REFER TO	NETWORK	J27	2B	
J61	15A		REFER TO N	NETWORK	J20	19A	J62	1A	J125	5		CH7SIG ²	1(+)	
J61	16A	J119	-S		CHAN7E	SIG	J62	1B	J125	6		CH7SIG1	l (-)	

TM 11-580	05-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
Dear Assembly Mire Connection List	Continued

	Table B-1. Rear Assembly Wire Connection List - Continued REF SIGNAL REF SIGNAL													
FROM		то	то і		NAM	NAME		М	то		DESG.	NAME		
J62	10A		REFER TO	NETWORK	J5	10A	J62	19B		REFER TO	NETWORK	J3	11A	
J62	10B		REFER TO	NETWORK	J3	12B	J62	2A	J125	8		CH7SIG2	2(+)	
J62	11A		REFER TO	NETWORK	J33	8A	J62	2B	J125	9		CH7SIG2	2(-)	
J62	11B		REFER TO	NETWORK	J3	15B	J62	20A	J125	3		CH7RCV	DATA(+	
J62	12A		REFER TO	NETWORK	J9	10B	J62	20B	J125	19		CH7RCV	DATA(-	
J62	12B		REFER TO	NETWORK	J9	14B	J62	21A	J125	12		CH7SIG4	4(+)	
J62	13A		REFER TO	NETWORK	J33	3B	J62	21B	J125	13		CH7SIG4	4(-)	
J62	13B		REFER TO	NETWORK	J3	14B	J62	3A	J125	10		CH7SIG:	3(+)	
J62	14A		REFER TO	NETWORK	J3	4A	J62	3B	J125	11		CH7SIG3	3(-)	
J62	14B		REFER TO	NETWORK	J3	4A	J62	4A		REFER TO	NETWORK	J20	20B	
J62	15A	J125	24		СН7ХМТ	CLKIN(+	J62	4B		REFER TO	NETWORK	J20	20B	
J62	15B	J125	23		CH7XM1	CLKIN(-	J62	5B		REFER TO	NETWORK	J9	11B	
J62	16A	J125	15		CH7XMT	CLKOT(+	J62	6A		REFER TO	NETWORK	J1	6A	
J62	16B	J125	16		CH7XM1	CLKOT(-	J62	6B		REFER TO	NETWORK	J1	6A	
J62	17A	J125	17		CH7RC\	/CLK(+)	J62	7A		REFER TO	NETWORK	J1	ЗA	
J62	17B	J125	18		CH7RCV	/CLK(-)	J62	7B		REFER TO	NETWORK	J1	ЗA	
J62	18A	J125	2		СН7ХМ1	TDATA(+)	J62	8A		REFER TO	NETWORK	J20	2A	
J62	18B		REFER TO	NETWORK	J1	8B	J62	8B		REFER TO	NETWORK	J31	ЗA	
J62 B-44	19A	J125	14		CH7XM1	ſDATA(-)	J62	9A		REFER TO	NETWORK	J27	2B	

FROM		то		REF. DESG.	SIGNA NAME	SIGNAL NAME		FROM		то	REF. DESG.		SIGNAL NAME	
J63	1A		REFER TO N	NETWORK	J35	3B		J63	5A		REFER TO	O NETWORK	J35	ЗA
J63	1B		REFER TO N	NETWORK	J1	21B		J63	6A		REFER TO	O NETWORK	J20	4A
J63	10A		REFER TO N	NETWORK	J1	12B		J63	6B		REFER TO	O NETWORK	J20	4A
J63	11A		REFER TO N	NETWORK	J33	8B		J63	7A		REFER TO	O NETWORK	J1	3A
J63	12A		REFER TO N	NETWORK	J9	22A		J63	7B		REFER TO	O NETWORK	J1	ЗA
J63	13A		REFER TO N	IETW ORK	J11	13A		J63	8A		REFER TO	O NETWORK	J20	ЗA
J63	14B		REFER TO N	NETWORK	J20	8A		J63	9A		REFER TO	O NETWORK	J27	1B
J63	15A		REFER TO N	NETWORK	J20	19A		J64	1A	J124	5		CH8SIG ²	(+)
J63	16A	J119	-R		CHAN8E	SIG		J64	1A	J124	6		CH8SIG1	(-)
J63	17A	J118	-R		CHAN8M	SIG		J64	10A		REFER TO	O NETWORK	J5	10A
J63	18A	J103	-J		СН8ХМТ	VFINT		J64	10B		REFER TO	O NETWORK	J3	12B
J63	19A	J103	-K		СН8ХМТ	VFINR		J64	11A		REFER TO	O NETWORK	J33	8B
J63	2A		REFER TO N	NETWORK	J1	21A		J64	11B		REFER TO	O NETWORK	J3	15B
J63	20A	J103	-L		C8RCVV	FOUTT		J64	12A		REFER TO	O NETWORK	J9	10B
J63	20B	J103	-M		C8RCVV	FOUTR		J64	12B		REFER TO	O NE TWORK	J9	14B
J63	22A		REFER TO N	IETWORK	J45	12A		J64	13A		REFER TO	O NETWORK	J33	3B
J63	22B		REFER TO N	NETWORK	J45	12A		J64	13B		REFER TO	D NETWORK	J3	14B
J63	3A		REFER TO N	NETWORK	J1	10B		J64	14A		REFER TO	D NETWORK	J3	4A
J63	3B		REFER TO N	NETWORK	J1	10B		J64	14B		REFER TO	O NETWORK	J3	4A

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wire Connection List - Continued

FRO	М	то		REF. DESG.	SIGNAL NAME	FROM		то		REF. DESG.	SIGNAL NAME		
J64	15A	J124	24		CHBXMTCLKIN(+	J64	4B		REFER TO	NETWORK	J20	20B	
J64	15B	J124	23		CH8XMTCLKIN(-	J64	5B		REFER TO	NETWORK	J9	11B	
J64	16A	J124	15		CH8XMTCLKOT(+	J64	6A		REFER TO	NETWORK	J1	6A	
J64	16B	J124	16		CH8XMTCLKOT(-	J64	6B		REFER TO	NETWORK	J1	6A	
J64	17A	J124	17		CH3RCVCLK(+)	J64	7A		REFER TO	NETWORK	J1	ЗА	
J64	17B	J124	18		CH8RCVCLK(-)	J64	7B		REFER TO	NETWORK	J1	ЗА	
J64	18A	J124	2		CH8XMTDATA(+)	J64	8A		REFER TO	NETWORK	J20	2A	
J64	18B		REFER TO N	NETWORK	J1 8B	J64	8B		REFER TO	NETWORK	J31	ЗА	
J64	19A	J124	14		CH8XMTDATA(-)	J64	9A		REFER TO	NETWORK	J27	1B	
J64	19B		REFER TO N	NETWORK	J3 114	J65	1A		REFER TO	NETWORK	J35	15B	
J64	2A	J124	8		CH8SIG2(+)	J65	1B		REFER TO	NETWORK	J25	3B	
J64	2B	J124	9		CH8SIG2(-)	J65	10A		REFER TO	NETWORK	J1	12B	
J64	20A	J124	3		CH8RCVDATA(+)	J65	11A		REFER TO	NETWORK	J33	7A	
J64	20B	J124	19		CH8RCVDATA(-)	J65	12A		REFER TO	NETWORK	J9	22A	
J64	21A	J124	12		CH8SIG4(+)	J65	13A		REFER TO	NETWORK	J11	13A	
J64	21B	J124	13		CH8SIG4(-)	J65	14B		REFER TO	NETWORK	J20	8A	
J64	ЗA	J124	10		CH8SIG3(+)	J65	15A		REFER TO	NETWORK	J20	19A	
J64	3B	J124	11		CH8SIG3(-)	J65	16A	J119	-E		CHAN9E	SIG	
J64 B-46	4A		REFER TO N	NETWORK	J20 20B	J65	17A	J118	-E		CHAN9M	SIG	
FRO	Μ	то		REF. DESG.	SIGN/ NAME	AL E	FRO	M	ТО		REF. DESG.	SIGN/ NAME	AL E
-----	-----	------	------------	---------------	---------------	---------	-----	-----	------	----------	---------------	---------------	---------
J65	18A	J103	-E		СН9ХМТ	VFINT	J66	10B		REFER TO	NETWORK	J3	12B
J65	19A	J103	-F		СН9ХМТ	VFINR	J66	11A		REFER TO	NETWORK	J33	7A
J65	2A		REFER TO N	NETWORK	J25	3A	J66	11B		REFER TO	NETWORK	JЗ	15B
J65	20A	J103	-G		C9RCVV	FOUTT	J66	12A		REFER TO	NETWORK	J9	10B
J65	20B	J103	-H		C9RCVV	FOUTR	J66	12B		REFER TO	NETWORK	J9	14B
J65	22A		REFER TO N	NETWORK	J45	12A	J66	13A		REFER TO	NETWORK	J33	4A
J65	22B		REFER TO N	NETWORK	J45	12A	J66	13B		REFER TO	NETWORK	J3	14B
J65	3A		REFER TO N	NETWORK	J1	10B	J66	14A		REFER TO	NETWORK	J3	4A
J65	3B		REFER TO N	NETWORK	J1	10B	J66	14B		REFER TO	NETWORK	J3	4A
J65	5A		REFER TO N	NETWORK	J35	15A	J66	15A	J123	24		СН9ХМТ	CLKIN(+
J65	6A		REFER TO N	NETWORK	J20	4A	J66	15B	J123	23		СН9ХМТ	CLKIN(-
J65	6B		REFER TO N	NETWORK	J20	4A	J66	16A	J123	15		СН9ХМТ	CLKOT(+
J65	7A		REFER TO N	NETWORK	J1	3A	J66	16B	J123	16		СН9ХМТ	CLKOT(-
J65	7B		REFER TO N	NETWORK	J1	34	J66	17A	J123	17		CH9RCV	CLK(+)
J65	8A		REFER TO N	NETWORK	J20	3A	J66	17B	J123	18		CH9RCV	CLK(-)
J65	9A		REFER TO N	NETWORK	J P7	7A	J66	18A	J123	2		СН9ХМТ	DATA(+)
J66	1A	J123	5		CR9SIG1	l (+)	J66	18B		REFER TO	NETWORK	J1	8B
J66	1B	J123	6		CH9SIG1	(-)	J66	19A	J123	14		СН9ХМТ	DATA(-)
J66	10A		REFER TO N	NETWORK	J5	10A	J66	19B		REFER TO	NETWORK	J3	11A

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

FRO	M	то		REF. DESG.	SIGN	AL E	FRO	M	то		REF. DESG.	SIGN/ NAME	AL E
J66	2A	J123	8		CH9SIG2	2(+)	J67	1B		REFER TO	NETWORK	J25	2B
J66	2B	J123	9		CH9SIG2	2(-)	J67	10A		REFER TO	NETWORK	J1	12B
J66	20A	J123	3		CH9RCV	′DATA(+)	J67	11A		REFER TO	NETWORK	J33	7B
J66	20B	J123	19		CH9RCV	′DATA(-)	J67	12A		REFER TO	NETWORK	J9	22A
J66	21A	J123	12		CH9SIG4	4(+)	J67	13A		REFER TO	NETWORK	J11	13A
J66	21B	J123	13		CH9SIG4	4(-)	J67	14B		REFER TO	NETWORK	J20	8A
J66	3A	J123	10		CH9SIG	3(+)	J67	15A		REFER TO	NETWORK	J20	19A
J66	3B	J123	11		CH9SIG3	3(-)	J67	16A	J119	-D		CHAN10	ESIG
J66	4A		REFER TO I	NETWORK	J31	7A	J67	17A	J118	-D		CHAN10	MSIG
J66	4B		REFER TO I	NETWORK	J3	7A	J67	18A	J102	-A		CH10XM	TVFINT
J66	5B		REFER TO I	NETWORK	J9	11B	J67	19A	J102	-В		CH10XM	TVFINR
J66	6A		REFER TO I	NETWORK	J1	6A	J67	2A		REFER TO	NETWORK	J25	2A
J66	6B		REFER TO I	NETWORK	J1	6A	J67	20A	J102	-C		C10RCV	VFOUTT
J66	7A		REFER TO I	NETWORK	J1	ЗA	J67	20B	J102	-D		C10RCV	VFOUTR
J66	7B		REFER TO I	NETWORK	J1	ЗA	J67	22A		REFER TO	NETWORK	J45	12A
J66	8A		REFER TO I	NETWORK	J20	2A	J67	22B		REFER TO	NETWORK	J45	12A
J66	8B		REFER TO I	NETWORK	J31	ЗA	J67	ЗA		REFER TO	NETWORK	J1	10B
J66	9A		REFER TO I	NETWORK	J27	7A	J67	3B		REFER TO	NETWORK	J1	10B
J67 B-48	1A		REFER TO I	NETWORK	J11	16B	J67	5A		REFER TO	NETWORK	J11	20A

Table B-1. Rear Assembly Wire Connection List - Continued

			Ta	ble B-1. F	Rear Assem	bly Wire Conne	ection List	- Continued				
FRO	M	то	REF. DESG.	SIGN/ NAMI	AL E	FRO	M	то		REF. DESG.	SIGN NAM	AL E
J67	6A		REFER TO NETWORK	J20	44	J68	15B	J122	23		CH10XM	ITCLKIN(
J67	6B		REFER TO NETWORK	J20	4A	J68	16A	J122	15		CH10XM	ITCLKOT(
J67	7A		REFER TO NETWORK	J1	3A	J68	16B	J122	16		CH10XM	ITCLKOT(
J67	7B		REFER TO NETWORK	J1	3A	J68	17A	J122	17		CH10RC	VCLK(+)
J67	8A		REFER TO NETWORK	J20	3A	J68	17B	J122	16		CH10RC	VCLK(-)
J67	9A		REFER TO NETWORK	J27	5B	J68	18A	J122	2		CH10XM	ITDATA(+
J68	1A	J122	5	CH10SIC	G1(+)	J68	18B		REFER TO N	NETWORK	J1	8P
J68	1B	J122	6	CH10SIC	G1(-)	J68	19A	J122	14		CH10XT	DATA(-
J68	10A		REFER TO NETWORK	J5	10A	J68	19B		REFER TO N	NETWORK	J3	114
J68	10B		REFER TO NETWORK	J3	12B	J68	2A	J122	8		CH10SI	G2(+)
J68	11A		REFER TO NETWORK	J33	7B	J68	2B	J122	9		CH10SI	G2(-)
J68	11B		REFER TO NETWORK	J3	15B	J68	20A	J122	3		CH10RC	VDATA(+
J68	12A		REFER TO NETWORK	J9	10B	J68	20B	J122	19		CH10RC	VDATA(-
J68	12B		REFER TO NETWORK	J9	14B	J68	21A	J122	12		CH10SI	G4(+)
J68	13A		REFER TO NETWORK	J33	3B	J68	21B	J122	13		CH10SI	G4(-)
J68	13B		REFER TO NETWORK	J3	14B	J68	ЗA	J122	10		CH10SI	G3(+)
J68	14A		REFER TO NETWORK	J3	4A	J68	3B	J122	11		CH10SI	G3(-)
J68	14B		REFER TO NETWORK	J3	4A	J68	4A		REFER TO N	NETWORK	J31	7A
J68	15A	J122	24	CH10XM	ITCLKIN(J68	4B		REFER TO N	NETWORK	J31	7A

TM	11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
Poar Assambly Wire Connection	n List - Continued

				Table	B-1. R	ear Asser	mbly Wire Conn	ection L	ist - Continued				
FRO	Μ	то	REF. DESG	i.	SIGNA NAME	L	FRO	OM	то		REF. DESG.	SIGN/ NAME	AL E
J68	5B		REFER TO NETWO	RK	J9	11B	J69	19A	J102	-К		CH11XM	TVFINR
J68	6A		REFER TO NETWO	RK	J1	6A	J69	2A		REFER TO	NETWORK	J1	22A
J68	6B		REFER TO NETWO	RK	J1	6A	J69	20A	J102	-L		C11RCV	VFOUTT
J68	7A		REFER TO NETWO	RK	J1	3A	J69	20B	J102	-M		C11RCV	VFOUTR
J68	7B		REFER TO NETWO	RK	J1	3A	J69	22A		REFER TO	NETWORK	J45	12A
J68	8A		REFER TO NETWO	RK	J20	2A	J69	22B		REFER TO	NETWORK	J45	12A
J68	8B		REFER TO NETWO	RK	J31	ЗA	J69	ЗA		REFER TO	NETWORK	J1	10B
J68	9A		REFER TO NETWO	RK	J27	5B	J69	3B		REFER TO	NETWORK	J1	10B
J69	1A		REFER TO NETWO	RK	J1	16B	J69	5A		REFER TO	NETWORK	J35	5A
J69	1B		REFER TO NETWO	RK	J1	20B	J69	6A		REFER TO	NETWORK	J20	4A
J69	10A		REFER TO NETWO	RK	J1	12B	J69	6B		REFER TO	NETWORK	J20	4A
J69	11A		REFER TO NETWO	RK	J33	6A	J69	7A		REFER TO	NETWORK	J1	ЗA
J69	12A		REFER TO NETWO	RK	J9	22A	J69	7B		REFER TO	NETWORK	J1	3A
J69	13A		REFER TO NETWO	RK	J11	13A	J69	8A		REFER TO	NETWORK	J20	3A
J69	14B		REFER TO NETWO	RK	J20	8A	J69	9A		REFER TO	NETWORK	J27	6B
J69	15A		REFER TO NETWO	RK	J20	19A	J70	1A	J121	5		CH11SIG	61(+)
J69	16A	J119	-X ¬¬¬	CH	HAN11E	ESIG	J70	1B	J121	6		CH11SIG	G1(-)
J69	17A	J118	-X	CH	HAN11N	ISIG	J70	10A		REFER TO	NETWORK	J5	10A
J69 B-50	18A	J102	-J ¬¬¬	CF	H11XM ⁻	TVFINT	J70	10B		REFER TO	NETWORK	J3	123

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

				Tab	le B-1. F	Rear Assembl	ly Wife Conne	ection List -	Continued				
FRO	М	то		REF. DESG.	SIGN NAM	AL E	FRO	М	то		REF. DESG.	SIGN NAM	AL E
J70	11A		REFER	TO NETWORK	J33	6A	J70	2B	J121	9		CH11SIC	G2(-)
J70	11B		REFER	TO NETWORK	J3	15B	J70	20A	J121	3		CH11RC	VDATA(+
J70	12A		REFER	TO NETWORK	J9	10B	J70	20B	J121	19		CH11RC	VDATA(-
J70	12B		REFER	TO NETWORK	J9	14B	J70	21A	J121	12		CH11SIC	G4(+)
J70	13A		REFER [·]	TO NETWORK	J33	3B	J70	21B	J121	13		CH11SIC	3 4(-)
J70	13B		REFER	TO NETWORK	J3	14B	J70	ЗA	J121	10		CH11SIC	G3(+)
J70	14A		REFER	TO NETWORK	J3	4A	J70	3B	J121	11		CH11SIG	G3(-)
J70	14B		REFER	TO NETWORK	J3	4A	J70	4A		REFER TO	NETWORK	J31	7A
J70	15A	J121	24		CH11XM	ITCLKIN(J70	4B		REFER TO	NETWORK	J31	7A
J70	15B	J121	23		CH11XM	ITCLKIN(J70	5B		REFER TO	NETWORK	J9	11B
J70	16A	J121	15		CH11XM	ITCLKOT(J70	6A		REFER TO	NETWORK	J1	6A
J70	16B	J121	16		CH11XM	ITCLKOT(J70	6B		REFER TO	NETWORK	J1	5A
J70	17A	J121	17		CH11RC	VCLK(+)	J70	7A		REFER TO	NETWORK	J1	ЗA
J70	17B	J121	18		CH11RC	VCLK(-)	J70	7B		REFER TO	NETWORK	J1	ЗA
J70	18A	J121	2		CH11XM	ITDATA (+	J70	8A		REFER TO	NETWORK	J20	2A
J70	18B			REFER T	O NETW	ORK	J70	8B		REFER TO	NETWORK	J31	3A
J70	19A	J121	14		CH11XM	ITDATA(-	J70	9A		REFER TO	NETWORK	J27	6B
J70	19B		REFER	TO NETWORK	J3	11A	J71	1A		REFER TO	NETWORK	J35	12B
J70	2A	J121	8		CH11SIC	G2(+)	J71	1B		REFER TO	NETWORK	J25	1B

	TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
1	Poor Assembly Wife Connection List Continued

FRO	M	то	REF. DESG.	SIGN/ NAME	AL E	FRO	M	то	RI DI	EF. ESG.	SIGN/ NAME	AL E
J71	10A		REFER TO NETWORK	J1	12B	J71	6B		REFER TO NET	WORK	J20	4A
J71	11A		REFER TO NETWORK	J33	6B	J71	7A		REFER TO NET	WORK	J1	ЗA
J71	12A		REFER TO NETWORK	J9	22A	J71	7B		REFER TO NET	WORK	J1	ЗA
J71	13A		REFER TO NETWORK	J11	13A	J71	8A		REFER TO NET	WORK	J20	3A
J71	14B		REFER TO NETWORK	J20	8A	J71	9A		REFER TO NET	WORK	J27	8A
J71	15A		REFER TO NETWORK	J20	19A	J72	1A	J120	5	(CH12SIG	61(+)
J71	16A	119q	-W ¬¬¬	CHAN12	ESIG	J72	1B	J120	6 –	(CH12SIG	61(-)
J71	17A	J118	-W	CHAN12	MSIG	J72	10A		REFER TO NET	WORK	J5	10A
J71	18A	J102	-E ¬¬¬	CH12XM	TVFINT	J72	10B		REFER TO NET	WORK	J3	12B
J71	19A	J102	-F ¬¬¬	CH12XM	TVFINR	J72	11A		REFER TO NET	WORK	J33	6B
J71	2A		REFER TO NETWORK	J25	1A	J72	11B		REFER TO NET	WORK	J3	15B
J71	20A	J102	-G ¬¬¬	C12RCV	VFOUTT	J72	12A		REFER TO NET	WORK	J9	10B
J71	20B	J102	-H ¬¬¬	C12RCV	VFOUTR	J72	12B		REFER TO NET	WORK	J9	14B
J71	22A		REFER TO NETWORK	J45	12A	J72	13A		REFER TO NET	WORK	J33	3B
J71	22B		REFER TO NETWORK	J45	12A	J72	13B		REFER TO NET	WORK	J3	14B
J71	3A		REFER TO NETWORK	J1	10B	J72	14A		REFER TO NET	WORK	J3	4A
J71	3B		REFER TO NETWORK	J1	10B	J72	14B		REFER TO NET	WORK	J3	4A
J71	5A		REFER TO NETWORK	J35	12A	J72	15A	J120	24 ¬-	(CH12XM	TCLKIN(
J71 B-52	6A		REFER TO NETWORK	J20	4A	J72	15B	J120	23 –-	(CH12XM	TCLKIN(

FRO	М	то		REF. DESG.	SIGN NAM	AL E	FRO	М	то		REF. DESG.	SIGN/ NAME	AL E
J72	16A	J120	15		CH12XM	ITCLKOT(J72	6A		REFER TO	NETWORK	J1	6A
J72	16B	J120	16		CH12XM	ITCLKOT(J72	6B		REFER TO	NETWORK	J1	6A
J72	17A	J120	17		CH12RC	VCLK(+)	J72	7A		REFER TO	NETWORK	J1	3A
J72	17B	J120	18		CH12RC	VCLK(-)	J72	7B		REFER TO	NETWORK	J1	ЗA
J72	18A	J120	2		CH12XM	ITDATA(+	J72	8A		REFER TO	NETWORK	J20	2A
J72	18B		REFER TO N	NETWORK	J1	8B	J72	8B		REFER TO	NETWORK	J31	3A
J72	19A	J120	14		CH12XM	ITDATA(-	J72	9A		REFER TO	NETWORK	J27	8A
J72	19B		REFER TO N	NETWORK	J3	11A	J73	1A		REFER TO	NETWORK	J11	14B
J72	2A	J120	8		CH12SIC	G2(+)	J73	1B		REFER TO	NETWORK	J1	20B
J72	2B	J120	9		CH12SI	G2(-)	J73	10A		REFER TO	NETWORK	J1	12B
J72	20A	J120	3		CH12RC	VDATA(+	J73	11A		REFER TO	NETWORK	J33	13A
J72	20B	J120	19		CH12RC	VDATA(-	J73	12A		REFER TO	NETWORK	J9	22A
J72	21A	J120	12		CH12SIC	G4(+)	J73	13A		REFER TO	NETWORK	J11	13A
J72	21B	J120	13		CH12SIC	G4(-)	J73	14B		REFER TO	NETWORK	J20	8A
J72	3A	J120	10		CH12SIC	G3(+)	J73	15A		REFER TO	NETWORK	J20	19A
J72	3B	J120	11		CH12SI	G3(-)	J73	16A	J119	-DD		CHAN13	ESIG
J72	4A		REFER TO 1	NETWORK	J31	7A	J73	17A	J118	-DD		CHAN13	MSIG
J72	4B		REFER TO N	NETWORK	J31	7A	J73	18A	J105	-A		CH13XM	TVFINT
J72	5B		REFER TO N	NETWORK	J9	11B	J73	19A	J105	-В		CH13XM	TVFINR

FROM		то	REF. DESG.	SIGN NAM	SIGNAL NAME		FROM		REF. O DESG.		SIGNAL NAME	
J73	2A		REFER TO NETWOR	K J25	5A	J74	11B		REFER TC	NETWORK	J3	15B
J73	20A	J105	-C ¬¬¬	C13RC	VVFOUTT	J74	12A		REFER TC	NETWORK	J9	10B
J73	20B	J105	-D	C13RC	/VFOUTR	J74	12B		REFER TC	NETWORK	J9	14B
J73	22A		REFER TO NETWOR	K J45	12A	J74	13A		REFER TC	NETWORK	J33	3B
J73	22B		REFER TO NETWOR	K J45	12A	J74	13B		REFER TC	NETWORK	J3	14B
J73	ЗА		REFER TO NETWOR	K J1	10B	J74	14A		REFER TC	NETWORK	J1	7B
J73	3B		REFER TO NETWOR	K J1	10B	J74	14B		REFER TC	NETWORK	J1	7B
J73	5A		REFER TO NETWOR	K J11	14A	J74	15A	J137	24		CH13XM	ITCLKIN(
J73	6A			RK J1	6A	J74	15B	J137	23		CH13XM	ITCLKIN(
J73	6B		REFER TO NETWOR	K J1	6A	J74	16A	J137	15		CH13XM	ITCLKOT(
J73	7A		REFER TO NETWOR	K J1	ЗA	J74	16B	J137	16		CH13XM	ITCLKOT(
J73	7B		REFER TO NETWOR	K J1	ЗA	J74	17A	J137	17		CH13RC	VCLK(+)
J73	8A		REFER TO NETWOR	RK J20	ЗA	J74	17B	J137	18		CH13RC	VCLK(-)
J73	9A		REFER TO NETWOR	RK J47	10B	J74	18A	J137	2		CH13XM	ITDATA(+
J74	1A	J137	5	CH13SI	G1(+)	J74	18B		REFER TC	NETWORK	J1	8B
J74	1B	J137	6	CH13SI	G1(-)	J74	19A	J137	14		CH13XM	ITDATA(-
J74	10A		REFER TO NETWOR	K J5	10A	J74	19B		REFER TC	NETWORK	J3	11A
J74	10B		REFER TO NETWOR	K J3	12B	J74	2A	J137	8		CH13SIC	G2(+)
J74 B-54	11A		REFER TO NETWOR	RK J33	13A	J74	2B	J137	9		CH13SI	G2(-)

FRO	M	то		REF. DESG.	SIGN/ NAMI	AL E	FRO	M	ТО		REF. DESG.	SIGN/ NAME	AL E
J74	20A	J137	3		CH13RC	VDATA(+	J75	11A		REFER TO	NETWORK	J33	13B
J74	20B	J137	19		CH13RC	VDATA(-	J75	12A		REFER TO	NETWORK	J9	22A
J74	21A	J137	12		CH13SIG	64(+)	J75	13A		REFER TO	NETWORK	J11	13A
J74	218B	J137	13		CH13SIC	64(-)	J75	14B		REFER TO	NETWORK	J20	8A
J74	ЗA	J137	10		CH13SIG	G3(+)	J75	15A		REFER TO	NETWORK	J20	19A
J74	3B	J137	11		CH13SIC	G3(-)	J75	16A	J119	-CC		CHAN14	ESIG
J74	4A		REFER TO	NETWORK	J31	7A	J75	17A	J118	-CC		CHAN14	MSIG
J74	4B		REFER TO	NETWORK	J31	7A	J75	18A	J105	-J		CH14XM	TVFINT
J74	5B		REFER TO	NETWORK	J9	11B	J75	19A	J105	-К		CH14XM	TVFINR
J74	6A		REFER TO	NETWORK	J1	6A	J75	2A		REFER TO	NETWORK	J25	4A
J74	6B		REFER TO	NETWORK	J1	6A	J75	20A	J105	-L		C14RCV	VFOUTT
J74	7A		REFER TO	NETWORK	J1	3A	J75	20B	J105	-M		C14RCV	VFOUTR
J74	7B		REFER TO	NETWORK	J1	ЗA	J75	22A		REFER TO	NETWORK	J45	12A
J74	8A		REFER TO	NETWORK	J20	2A	J75	22B		REFER TO	NETWORK	J45	12A
J74	8B		REFER TO	NETWORK	J31	3A	J75	ЗA		REFER TO	NETWORK	J1	10B
J74	9A		REFER TO	NETWORK	J27	10B	J75	3B		REFER TO	NETWORK	J1	10B
J75	1A		REFER TO	NETWORK	J35	1B	J75	5A		REFER TO	NETWORK	J35	1A
J75	1B		REFER TO	NETWORK	J25	4B	J75	6A		REFER TO	NETWORK	J1	6A
J75	10A		REFER TO	NETWORK	J1	12B	J75	6B		REFER TO	NETWORK	J1	6A

FRO	М	то	l	REF. DESG.	SIGNA NAME		<u>FRO</u>	M	TO		REF. DESG.	SIGN/ NAME	AL E
J75	7A		REFER TO NE	TWORK	J1	3A	J77	22A		REFER TO	NETWORK	J45	12A
J75	7B		REFER TO NE	TWORK	J1	3A	J77	22B		REFER TO	NETWORK	J45	12A
J75	8A		REFER TO NE	TWORK	J20	3A	J77	ЗA		REFER TO	NETWORK	J1	10B
J75	9A		REFER TO NE	TWORK	J27	9A	J77	3B		REFER TO	NETWORK	J1	10B
J77	1A		REFER TO NE	TWORK	J35	10B	J77	5A		REFER TO	NETWORK	J35	10A
J77	1B		REFER TO NE	TWORK	J25	6B	J77	6A		REFER TO	NETWORK	J1	6A
J77	10A		REFER TO NE	TWORK	J1	12B	J77	6B		REFER TO	NETWORK	J1	6A
J77	11A		REFER TO NE	TWORK	J33	12A	J77	7A		REFER TO	NETWORK	J1	3A
J77	12A		REFER TO NE	TWORK	J9	22A	J77	7B		REFER TO	NE TWORK	J1	3A
J77	13A		REFER TO NE	TWORK	J11	13A	J77	8A		REFER TO	NETWORK	J20	3A
J77	14B		REFER TO NE	TWORK	J20	8A	J77	9A		REFER TO	NETWORK	J27	11A
J77	15A		REFER TO NE	TWORK	J20	19A	J78	1A	J136	5		CH15SIG	61(+)
J77	16A	J119	-P -	(CHAN15	ESIG	J78	1B	J136	6		CH15SIG	61(-)
J77	17A	J118	-P -	(CHAN15I	MSIG	J78	10A		REFER TO	NETWORK	J5	10A
J77	18A	J105	-E -	(CH15XM	TVFINT	J78	10B		REFER TO	NETWORK	J3	12B
J77	19A	J105	-F -	(CH15XM	TVFINR	J78	11A		REFER TO	NETWORK	J33	12A
J77	2A		REFER TO NE	TWORK	J25	6A	J78	11B		REFER TO	NETWORK	J3	15B
J77	20A	J105	-G -	(C15RCV	VFOUJTT	J78	12A		REFER TO	NETWORK	J9	10B
J77 B-56	20B	J105	-H -	(C15RCV\	FOUTR	J78	12B		REFER TO	NETWORK	J9	14B

	Table B-1. Rear Assembly Wire Connection List - Continued													
FRO	м	то	REF. DESG	SIGI . NAM	NAL ME	FRO	м	то		REF. DESG.	SIGN. NAM	AL E		
J78	13A		REFER TO NETWO	RK J33	3 3B	J78	21B	J136	13		CH15SIC	64(-)		
J78	13B		REFER TO NETWO	RK J3	14B	J78	ЗA	J136	10		CH15SIC	G3(+)		
J78	14A		REFER TO NETWO	RK J1	7B	J78	3B	J136	11		CH15SIC	G3(-)		
J78	14B		REFER TO NETWO	RK J1	7B	J78	4A		REFER TO N	IETWORK	J31	7A		
J78	15A	J136	24	CH15X	MTCLKIN(J78	4B		REFER TO N	IETWORK	J31	7A		
J78	15B	J136	23	CH15X	MTCLKIN(J78	5B		REFER TO N	IETWORK	J9	11B		
J78	16A	J136	15	CH15X	MTCLKOT(J78	6A		REFER TO N	IETWORK	J1	6A		
J78	16B	J136	16	CH15X	MTCLKOT(J78	6B		REFER TO N	IETWORK	J1	6A		
J78	17A	J136	17	CH15R	CVCLK(+)	J78	7A		REFER TO N	IETWORK	J1	ЗA		
J78	17B	J136	18	CH15R	CVCLK(-)	J78	7B		REFER TO N	IETWORK	J1	3A		
J78	18A	J136	2	CH15X	MTDATA(+	J78	8A		REFER TO N	IETWORK	J20	2A		
J78	18B		REFER TO NETWO	RK J1	8B	J78	8B		REFER TO N	IETWORK	J31	3A		
J78	19A	J136	14	CH15X	MTDATA(-	J78	9A		REFER TO N	IETWORK	J27	11A		
J78	19B		REFER TO NETWO	RK J3	114	J79	1A		REFER TO N	IETWORK	J11	17B		
J78	2A	J136	8	CH15S	IG2(+)	J79	1B		REFER TO N	IETWORK	J25	7B		
J78	2B	J136	9	CH15S	IG2(-)	J79	10A		REFER TO N	IETWORK	J1	12B		
J78	20A	J136	3	CH15R	CVDATA(+	J79	11A		REFER TO N	IETWORK	J33	12B		
J78	20B	J136	19	CH15R	CVDATA(-	J79	12A		REFER TO N	IETWORK	J9	22A		
J78	21A	J136	12	CH15S	IG4(+)	J79	13A		REFER TO N	IETWORK	J11	13A		

TM 11-580	5-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
or Accomply Wire Connection List	Continued

FRO	М	то	REF. DESG.	SIGN/ NAME	SIGNAL NAME		M	ТО		REF. DESG.	SIGNAL NAME	
J79	14B		REFER TO NETWORK	J20	8A	J79	9A		REFER TO	O NETWORK	J27	3B
J79	15A		REFER TO NETWORK	J20	19A	J81	1A		REFER TO	O NETWORK	J35	7B
J79	16A	J119	-N ¬¬¬	CHAN16	ESIG	J81	1B		REFER TO	D NETWORK	J1	20B
J79	17A	J118	-N ¬¬¬	CHAN16	MSIG	J81	10A		REFER TO	D NETWORK	J1	12B
J79	14A	J104	-A ¬¬¬	CH16XM	TVFINT	J81	11A		REFER TO	D NETWORK	J33	10B
J79	19A	J104	-В ¬¬¬	CH16XM	TVFINR	J81	12A		REFER TO	O NETWORK	J9	22A
J79	2A		REFER TO NETWORK	J25	7A	J81	13A		REFER TO	O NETWORK	J11	13A
J79	20A	J104	-С ¬¬¬	C16RCV	VFOUTT	J81	14B		REFER T	O NETWORK	J20	8A
J79	20B	J104	-D	C16RCV	VFOUTR	J81	15A		REFER TO	O NETWORK	J20	19A
J79	22A		REFER TO NETWORK	J45	12A	J81	16A	J119	-F		CHAN17	ESIG
J79	22B		REFER TO NETWORK	J45	12A	J81	17A	J118	-F		CHAN17	MSIG
J79	3A		REFER TO NETWORK	J1	10B	J81	18A	J104	-J		CH17XM	TVFINT
J79	3B		REFER TO NETWORK	J1	10B	J81	19A	J104	-K		CH17XM	TVFINR
J79	5A		REFER TO NETWORK	J11	17A	J81	2A		REFER TO	D NETWORK	J25	11A
J79	6A		REFER TO NETWORK	J1	6A	J81	20A	J104	-L		C17RCV	VFOUTT
J79	6B		REFER TO NETWORK	J1	6A	J81	20B	J104	-M		C17RCV	VFOUTR
J79	7A		REFER TO NETWORK	J1	3A	J81	22A		REFER TO	O NETWORK	J45	12A
J79	7B		REFER TO NETWORK	J1	3A	J81	22B		REFER TO	D NETWORK	J45	12A
J79 B-58	8A		REFER TO NETWORK	J20	3A	J81	ЗA		REFER TO) NETWORK	J1	10B

FRO	M	то	REF. DESG.	SIGN/ NAME	AL E	FRO	M	ТО		REF. DESG.	SIGN NAM	AL E
J81	3B		REFER TO NETWORK	J1	10B	J82	14B		REFER TO	NETWORK	J1	7B
J81	5A		REFER TO NETWORK	J35	7A	J82	15A	J135	24		CH17XM	ITCLKIN(
J81	6A		REFER TO NETWORK	J1	6A	J82	15B	J135	23		CH17XM	/ITCLKIN(
J81	6B		REFER TO NETWORK	J1	6A	J82	16A	J135	15		CH17XM	ITCLKOT(
J81	7A		REFER TO NETWORK	J1	ЗA	J82	16B	J135	16		CH17XM	ITCLKOT(
J81	7B		REFER TO NETWORK	J1	ЗA	J82	17A	J135	17		CH17RC	CVCLK(+)
J81	8A		REFER TO NETWORK	J20	ЗA	J82	17B	J135	18		CH17RC	CVCLK(-)
J81	9A		REFER TO NETWORK	J27	10A	J82	18A	J135	2		CH17XM	/ITDATA(+
J82	1A	J135	5	CH17SIG	61(+)	J82	18B		REFER TO	NETWORK	J1	8B
J82	1B	J135	6	CH17SIG	G1(-)	J82	19A	J135	14		CH17XN	/ITDATA(-
J82	10A		REFER TO NETWORK	J5	10A	J82	19B		REFER TO	NETWORK	J3	11A
J82	10B		REFER TO NETWORK	J3	12B	J82	2A	J135	8		CH17SI	G2(+)
J82	11A		REFER TO NETWORK	J33	10B	J82	2B	J135	9		CH17SI	G2(-)
J82	11B		REFER TO NETWORK	J3	15B	J82	20A	J135	3		CH17RC	VDATA(+
J82	12A		REFER TO NETWORK	J9	10B	J82	20B	J135	19		CH17RC	CVDATA(-
J82	12B		REFER TO NETWORK	J9	14B	J82	21A	J135	12		CH17SI	G4(+)
J82	13A		REFER TO NETWORK	J33	3B	J82	21B	J135	13		CH17SI	G4(-)
J82	13B		REFER TO NETWORK	J3	14B	J82	ЗA	J135	10		CH17SI	G3(+)
J82	14A		REFER TO NETWORK	J1	7B	J82	3B	J135	11		CH17SI	G3(-) B-5 9

	TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
Table B-1	Rear Assembly Wire Connection List - Continued

	Table B-1. Rear Assembly Wire Connection List - Continued												
FRO	м	то	REF. DESG.	SIGN NAM	AL E	FRO	м	то	R D	REF. DESG.	SIGNA NAME	AL E	
J82	4A		REFER TO NETWORK	J31	7A	J83	17A	J118	-G –		CHAN18	MSIG	
J82	4B		REFER TO NETWORK	J31	7A	J83	18A	J104	-E –		CH18XM	TVFINT	
J82	5B		REFER TO NETWORK	J9	11B	J83	19A	J104	-F –		CH18XM	TVFINR	
J82	6A		REFER TO NETWORK	. J1	6A	J83	2A		REFER TO NET	TWORK	J25	10A	
J82	6B		REFER TO NETWORK	. J1	6A	J83	20A	J104	-G –		C18RCV	VFOUTT	
J82	7A		REFER TO NETWORK	. J1	ЗA	J83	20B	J104	-H –		C18RCV	VFOUTR	
J82	7B		REFER TO NETWORK	J1	ЗA	J83	22A		REFER TO NE	TWORK	J45	12A	
J82	8A		REFER TO NETWORK	J20	2A	J83	22B		REFER TO NE	TWORK	J45	121	
J82	8B		REFER TO NETWORK	J31	ЗA	J83	ЗA		REFER TO NE	TWORK	J1	10B	
J82	9A		REFER TO NETWORK	J27	10A	J83	3B		REFER TO NE	TWORK	J1	10B	
J83	1A		REFER TO NETWORK	J35	14B	J83	5A		REFER TO NE	TWORK	J35	14A	
J83	1B		REFER TO NETWORK	J25	10B	J83	6A		REFER TO NE	TWORK	J1	6A	
J83	10A		REFER TO NETWORK	J1	12B	J83	6B		REFER TO NE	TWORK	J1	6A	
J83	11A		REFER TO NETWORK	J33	10A	J83	7A		REFER TO NET	TWORK	J1	ЗA	
J83	12A		REFER TO NETWORK	J9	22A	J83	7B		REFER TO NE	TWORK	J1	ЗA	
J83	13A		REFER TO NETWORK	J11	13A	J83	8A		REFER TO NE	TWORK	J20	3A	
J83	14B		REFER TO NETWORK	J20	8A	J83	9A		REFER TO NE	TWORK	J27	8B	
J83	15A		REFER TO NETWORK	J20	19A	J85	1A		REFER TO NE	TWORK	J11	19B	
J83 B-60	16A	J119	-G	CHAN18	ESIG	J85	1B		REFER TO NE	TWORK	J25	8B	

TM 11-580)5-711-40/NAVELEX
Dear Assembly Mire Connection List	Continued

FRO	M	то	REF. DESG.	REF. SIGNAL DESG. NAME		FRO	FROM		REF. DESG.		SIGN. NAM	AL E
J85	10A		REFER TO NETWORK	J1	12B	J85	6B		REFER TO	NETWORK	J1	6A
J85	11A		REFER TO NETWORK	J33	11B	J85	7A		REFER TO	NETWORK	J1	3A
J85	12A		REFER TO NETWORK	J9	22A	J85	7B		REFER TO	NETWORK	J1	3A
J85	13A		REFER TO NETWORK	J11	13A	J85	8A		REFER TO	NETWORK	J20	3A
J85	14B		REFER TO NETWORK	J20	8A	J85	9A		REFER TO	NETWORK	J27	12A
J85	15A		REFER TO NETWORK	J20	19A	J86	1A	J134	5		CH19SIC	G1(+)
J85	16A	J119	-H ¬¬¬	CHAN19	ESIG	J86	1B	J134	6		CH19SIC	G1(-)
J85	17A	J118	-H ¬¬¬	CHAN19	MSIG	J86	10A		REFER TO	NETWORK	J5	10A
J85	18A	J107	-A	CH19XM	ITVFINT	J86	10B		REFER TO	NETWORK	J3	12B
J85	19A	J107	-8	CH19XM	ITVFINR	J86	11A		REFER TO	NETWORK	J33	11B
J85	2A		REFER TO NETWORK	J25	8A	J86	11B		REFER TO	NETWORK	J3	15B
J85	20A	J107	-C ¬¬¬	C19RCV	/VFOUTT	J86	12A		REFER TO	NETWORK	J9	10B
J85	20B	J107	-D	C19RCV	VFOUTR	J86	12B		REFER TO	NETWORK	J9	14B
J85	22A		REFER TO NETWORK	J45	12A	J86	13A		REFER TO	NETWORK	J33	3B
J85	22B		REFER TO NETWORK	J45	12A	J86	13B		REFER TO	NETWORK	J3	14B
J85	3A		REFER TO NETWORK	J1	10B	J86	14A		REFER TO	NETWORK	J1	7B
J85	3B		REFER TO NETWORK	J1	10B	J86	14B		REFER TO	NETWORK	J1	7B
J85	5A		REFER TO NETWORK	J11	19A	J86	15A	J134	24		CH19XM	TCLKIN(
J85	6A		REFER TO NETWORK	J1	6A	J86	15B	J134	23		CH19XM	

FRO	ROM T		REF. DESG.		SIGNAL NAME		FRO	FROM		REF. DESG.		SIGN/ NAME	SIGNAL NAME	
J86	16A	J134	15		CH19XM	TCLKOT(J86	6A		REFER TO	NETWORK	J1	6A	
J86	16B	J134	16		CH19XM	TCLKOT(J86	6B		REFER TO	NETWORK	J1	6A	
J86	17A	J134	17		CH19RC	VCLK(+)	J86	7A		REFER TO	NETWORK	J1	3A	
J86	17B	J134	18		CH19RC	VCLK(-)	J86	7B		REFER TO	NETWORK	J1	34	
J86	18A	J134	2		CH19XM	TDATA(+	J86	8A		REFER TO	NE TWORK	J20	2A	
J86	18B		REFER TO N	NETWORK	J1	8B	J86	8B		REFER TO	NETWORK	J31	3A	
J86	19A	J134	14		CH19XM	ITDATA(-	J86	9A		REFER TO	NETWORK	J27	12A	
J86	19B		REFER TO N	ETWORK	J3	11A	J87	1A		REFER TO	NETWORK	J35	4B	
J86	2A	J134	8		CH19SIG	62(+)	J87	1B		REFER TO	NETWORK	J25	9B	
J86	2B	J134	9		CH19SIG	62(-)	J87	10A		REFER TO	NETWORK	J1	12B	
J86	20A	J134	3		CH19RC	VDATA(+	J87	11A		REFER TO	NETWORK	J33	11A	
J86	20B	J134	19		CH19RC	VDATA(-	J87	12A		REFER TO	NETWORK	J4	22A	
J86	21A	J134	12		CH19SIG	64(+)	J87	13A		REFER TO	NETWORK	J11	13A	
J86	21B	J134	13		CH19SIG	64(-)	J87	14B		REFER TO	NETWORK	J20	8A	
J86	3A	J134	10		CH19SIG	63(+)	J87	15A		REFER TO	NETWORK	J20	19A	
J86	3B	J134	11		CH19SIG	63(-)	J87	16A	J119	-Z		CHAN20	ESIG	
J86	4A		REFER TO N	IETWORK	J20	20B	J87	17A	J118	-Z		CHAN20	MSIG	
J86	4B		REFER TO N	IETWORK	J20	20B	J87	18A	J107	-J		CH20XM	TVFINT	
J86	5B		REFER TO N	IETWORK	J9	11B	J87	19A	J107	-K		CH20XM	TVFINR	
D 60														

FRO	Μ	то		REF. DESG.	REF. SIGNAL DESG. NAME		FRO	FROM		REF. DESG.		SIGNAL NAME	
J87	2A		REFER TO	NETWORK	J25	QA	J89	13A		REFER TO	NETWORK	J11	13A
J87	20A	J107	-L		C20RCV	VFOUTT	J89	14B		REFER TO	NETWORK	J20	8A
J87	20B	J107	-M		C20RCV	VFOUTR	J89	15A		REFER TO	NETWORK	J20	19A
J87	22A		REFER TO	NETWORK	J45	12A	J89	16A	J119	-AA		CHAN21	ESIG
J87	22B		REFER TO	NETWORK	J45	12A	J89	17A	J118	-AA		CHAN21	MSIG
J87	ЗA		REFER TO	NETWORK	J1	10B	J89	18A	J107	-E		CH21XM	ITVFTNT
J87	3B		REFER TO	NETWORK	J1	10B	J89	19A	J107	-F		CH21XM	TVFINR
J87	5A		REFER TO	NETWORK	J35	4A	J89	2A		REFER TO	NETWORK	J25	13A
J87	6A		REFER TO	NETWORK	J1	6A	J89	20A	J107	-G		C21RCV	VFOUTT
J87	6B		REFER TO	NETWORK	J1	6A	J89	20B	J107	-H		C21RCV	VFOUTR
J87	7A		REFER TO	NETWORK	J1	ЗА	J89	22A		REFER TO	NETWORK	J45	12A
J87	7B		REFER TO	NETWORK	J1	ЗА	J89	22B		REFER TO	NETWORK	J45	12A
J87	8A		REFER TO	NETWORK	J20	ЗA	J89	ЗA		REFER TO	NETWORK	J1	10B
J87	9A		REFER TO	NETWORK	J27	13A	J89	3B		REFER TO	NETWORK	J1	10B
J89	1A		REFER TO	NETWORK	J35	8B	J89	5A		REFER TO	NETWORK	J35	8A
J89	1B		REFER TO	NETWORK	J25	13B	J89	6A		REFER TO	NETWORK	J1	6A
J89	10A		REFER TO	NETWORK	J1	12B	J89	6B		REFER TO	NETWORK	J1	6A
J89	11A		REFER TO	NETWORK	J33	5A	J89	7A		REFER TO	NETWORK	J1	ЗA
J89	12A		REFER TO	NETWORK	J9	22A	J89	7B		REFER TO	NETWORK	J1	3A

	TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2
Table B-1.	Rear Assembly Wire Connection List - Continued

FRO	M	то	REF. DESG.	SIGN NAM	AL E	FRO	M	TO	REF. DESG.	REF. SIGNAL DESG. NAME	
J89	8A		REFER TO NETWORK	J20	3A	J90	17B	J133	18	CH21RC	VCLK(-)
J89	9A		REFER TO NETWORK	J27	9B	J90	18A	J133	2	CH21XM	ITDATA(+
J90	1A	J133	5	CH21SI	G1(+)	J90	18B		REFER TO NETWOR	K J1	8B
J90	1B	J133	6	CH21SI	G1(-)	J90	14A	J133	14	CH21XM	ITDATA(-
J90	10A		REFER TO NETWORK	J5	10A	J90	19B		REFER TO NETWOR	K J3	11A
J90	10B		REFER TO NETWORK	J3	12B	J90	2A	J133	8	CH21SI	G2(+)
J90	11A		REFER TO NETWORK	J33	5A	J90	2B	J133	9	CH21SI	G2(-)
J90	11B		REFER TO NETWORK	J3	15B	J90	20A	J133	3	CH21RC	VDATA(+
J90	12A		REFER TO NETWORK	J9	10B	J90	20B	J133	19	CH21RC	VDATA(-
J90	12B		REFER TO NETWORK	J9	14B	J90	21A	J133	12	CH21SI	G4(+)
J90	13A		REFER TO NETWORK	J33	3B	J90	21B	J133	13	CH21SI	G4(-)
J90	13B		REFER TO NETWORK	J3	14B	J90	ЗA	J133	10	CH21SI	G3(+)
J90	14A		REFER TO NETWORK	. J1	7B	J90	3B	J133	11	CH21SI	G3(-)
J90	14B		REFER TO NETWORK	. J1	7B	J90	4A		REFER TO NETWOR	K J20	20B
J90	15A	J133	24	CH21XM	ITCLKIN(J90	4B		REFER TO NETWOR	K J20	20B
J90	15B	J133	23	CH21XM	ITCLKIN(J90	5B		REFER TO NETWOR	K J9	118
J90	16A	J133	15	CH21XM	ITCLKOT(J90	6A		REFER TO NETWOR	K J1	6A
J90	16B	J133	16	CH21XM	ITCLKOT(J90	6B		REFER TO NETWOR	K J1	6A
J90	17A	J133	17	CH21RC	CVCLK(+)	J90	7A		REFER TO NETWOR	K J1	ЗA

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wire Connection List - Continued

FRO	м	то		REF. DESG.	SIGN NAM	AL E		M	ТО	REF. DESG.	SIGN/ NAME	AL E
J90	7B		REFER TO	NETWORK	J1	3A	J91	22A	REFER	TO NETWORK	J45	12A
J90	8A		REFER TO	NETWORK	J20	2A	J91	22B	REFER	TO NETWORK	J45	12A
J90	8B		REFER TO	NETWORK	J31	ЗA	J91	ЗA	REFER	TO NETWORK	J1	10B
J90	9A		REFER TO	NETWORK	J27	9B	J91	3B	REFER	TO NETWORK	J1	10B
J91	1A		REFER TO	NETWORK	J11	15B	J91	5A	REFER	TO NETWORK	J11	15A
J91	1B		REFER TO	NETWORK	J25	12B	J91	6A	REFER	TO NETWORK	J1	6A
J91	10A		REFER TO	NETWORK	J1	12B	J91	6B	REFER	TO NETWORK	J1	6A
J91	11A		REFER TO	NETWORK	J33	5B	J91	7A	REFER	TO NETWORK	J1	3A
J91	12A		REFER TO	NETWORK	J9	22A	J91	7B	REFER	TO NETWORK	J1	3A
J91	13A		REFER TO	NETWORK	J11	13A	J91	7A	REFER	TO NETWORK	J20	3A
J91	14B		REFER TO	NETWORK	J20	8A	J91	9A	REFER	TO NETWORK	J27	15A
J91	15A		REFER TO	NETWORK	J20	19A	J93	1A	REFER	TO NETWORK	J35	2B
J91	16A	J119	-К		CHAN22	ESIG	J93	1B	REFER	TO NETWORK	J25	14B
J91	17A	J118	-K		CHAN22	MSIG	J93	10A	REFER	TO NETWORK	J1	12B
J91	18A	J106	-A		CH22XM	ITVFINT	J93	11A	REFER	TO NETWORK	J33	4A
J91	19A	J106	-В		CH22XM	ITVFINR	J93	12A	REFER	TO NETWORK	J9	22A
J91	2A		REFER TO	NETWORK	J25	12A	J93	13A	REFER	TO NETWORK	J11	13A
J91	20A	J106	-C		C22RCV	VFOUTT	J93	14B	REFER	TO NETWORK	J20	8A
J91	20B	J106	-D		C22RCV	VFOUTR	J93	15A	REFER	TO NETWORK	J20	19A

FRO	M	то		REF. DESG.	SIGN/ NAME	AL E	FRO	M	TO		REF. DESG.	SIGN NAM	AL E
J93	16A	J119	-L		CHAN23	ESIG	J94	1H	J132	6		CH23ST	G1(-)
J93	17A	J116	-L		CHAN23	MSIG	J94	10A		REFER TO	D NETWORK	J5	10A
J93	18A	J106	-J		CH23XM	TVFINT	J94	10B		REFER TO	D NETWORK	J3	12B
J93	19A	J106	-K		CH23XM	TVFINR	J94	11A		REFER TO	D NETWORK	J33	4A
J93	2A		REFER TO	NETWORK	J25	14A	J94	11B		REFER TO	D NETWORK	J3	15B
J93	20A	J106	-L		C23RCV	VFOJTT	J94	12A		REFER TO	D NETWORK	J9	10B
J93	20B	J106	-M		C23RCV	VFOUTP	J94	12B		REFER TO	D NETWORK	J9	14B
J93	22A		REFER TO	NETWORK	J45	12A	J94	13A		REFER TO	D NETWORK	J33	3B
J93	22B		REFER TO	NETWORK	J45	12A	J94	13B		REFER TO	D NETWORK	J3	14B
J93	ЗA		REFER TO	NETWORK	J1	10B	J54	14A		REFER TO	D NETWORK	J1	7B
J93	3B		REFER TO	NETWORK	J1	10B	J94	14B		REFER TO	D NETWORK	J1	7B
J93	5A		REFER TO	NETWORK	J35	2A	J94	15A	J132	24		CH23XM	ITCLKIN(
J93	6A		REFER TO	NETWORK	J1	6A	J94	15B	J132	23		CH23XM	ITCLKIN(
J93	6B		REFER TO	NETWORK	J1	6A	J94	16A	J132	15		CH23XM	ITCLKOT(
J93	7A		REFER TO	NETWORK	J1	ЗA	J94	16B	J132	16		CH23XM	ITCLKOT(
J93	7B		REFER TO	NETWORK	J1	ЗA	J94	17A	J132	17		CH23RC	VCLK(+)
J93	8A		REFER TO	NETWORK	J20	ЗA	J94	17B	J132	18		CH23RC	VCLK(-)
J93	9A		REFER TO	NETWORK	J27	7B	J94	18A	J132	2		CH23XM	ITDATA(+
J94 B-66	1A	J132	5		CH23SIG	61(+)	J94	18B		REFER TO) NETWORK	J1	8B

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wire Connection List - Continued

FRO	М	то	REF. DESG.	SIGN NAM	AL E	<u>FRO</u>	M	ТО		REF. DESG.	SIGN/ NAME	AL E
J94	19A	J132	14	CH23XM	ITDA TA(-	J94	9A		REFER TO	NETWORK	J27	7B
J94	19B		REFER TO NETWOR	K J3	11A	J95	1A		REFER TO	NETWORK	J11	16B
J94	2A	J132	8	CH23SI	G2(+)	J95	1B		REFER TO	NETWORK	J25	15B
J94	2B	J132	9	CH23SI	G2(-)	J95	10A		REFER TO	NETWORK	J1	12B
J94	20A	J132	3	CH23RC	VDATA(+	J95	11A		REFER TO	NETWORK	J33	4B
J94	20B	J132	19	CH23RC	CVDATA(-	J95	12A		REFER TO	NETWORK	J9	22A
J94	21A	J132	12	CH23SI	G4(+)	J95	13A		REFER TO	NETWORK	J11	13A
J94	21B	J132	13	CH23SI	G4(-)	J95	14B		REFER TO	NETWORK	J20	8A
J94	ЗA	J132	10	CH23SI	G3(+)	J95	15A		REFER TO	NETWORK	J20	19A
J94	3B	J132	11	CH23SI	G3(-)	J95	16A	J119	-M		CHAN24	ESIG
J94	4A		REFER TO NETWOR	K J20	20B	J95	17A	J118	-m		CHAN24	MSIG
J94	4B		REFER TO NETWOR	K J20	20B	J95	18A	J106	-E		CH24XM	TVFINT
J94	5B		REFER TO NETWOR	K J9	11B	J95	14A	J106	-F		CH24XM	TVFINR
J94	6A		REFER TO NETWOR	K J1	6A	J95	2A		REFER TO	NETWORK	J25	15A
J94	6B		REFER TO NETWOR	K J1	6A	J95	20A	J106	-G		C24RCV	VFOUTT
J94	7A		REFER TO NETWOR	K J1	ЗA	J95	20B	J106	-H		C24RCV	FOUTR
J94	7B		REFER TO NETWOR	K J1	ЗA	J95	22A		REFER TO	NETWORK	J45	12A
J94	8A		REFER TO NETWOR	K J20	2A	J95	22B		REFER TO	NETWORK	J45	12A
J94	8B		REFER TO NETWOR	K J31	ЗA	J95	ЗA		REFER TO	NETWORK	J1	10B

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 Table B-1. Rear Assembly Wire Connection List - Continued

FRO	M	REF. TO DESG.	SIGN NAM	AL E	FROM	ТО	REF. DESG.	SIGNA NAME	AL E
J95	3B	REFER TO NETWORK	J1	10B	J100 -M	REF	ER TO NETWORK	J57	20B
J95	5A	REFER TO NETWORK	J35	11A	J100 -U	REF	ER TO NETWORK	Е	1-2
J95	6A	REFER TO NETWORK	J1	6A	J101 -A	REF	ER TO NETWORK	J49	18A
J95	6B	REFER TO NETWORK	J1	6A	J101 -В	REF	ER TO NETWORK	J49	19A
J95	7A	REFER TO NETWORK	J1	ЗA	J101 -C	REF	ER TO NETWORK	J49	20A
J95	7B	REFER TO NETWORK	J1	ЗA	J101 -D	REF	ER TO NETWORK	J49	20B
J95	8A	REFER TO NETWORK	J20	ЗA	J101 -Е	REF	ER TO NETWORK	J53	18A
J95	9A	REFER TO NETWORK	J27	14A	J101 -F	REF	ER TO NETWORK	J53	19A
J100	-A	REFER TO NETWORK	J55	18A	J101 -G	REF	ER TO NETWORK	J53	20A
J100	-В	REFER TO NETWORK	J55	19A	J101 -H	REF	ER TO NETWORK	J53	20B
J100	-C	REFER TO NETWORK	J55	20A	J101 -J	REF	ER TO NETWORK	J51	18A
J100	-D	REFER TO NETWORK	J55	20B	J101 -K	REF	ER TO NETWORK	J51	19A
J100	-E	REFER TO NETWORK	J59	18A	J101 -L	REF	ER TO NETWORK	J51	20A
J100	-F	REFER TO NETWORK	J59	19A	J101 -M	REF	ER TO NETWORK	J51	20B
J100	-G	REFER TO NETWORK	J59	20A	J101 -U	REF	ER TO NETWORK	Е	1-2
J100	-H	REFER TO NETWORK	J59	20B	J102 -A	REF	ER TO NETWORK	J67	18A
J100	-J	REFER TO NETWORK	J57	18A	J102 -B	REF	ER TO NETWORK	J67	19A
J100	-K	REFER TO NETWORK	J57	19A	J102 -C	REF	ER TO NETWORK	J67	20A
J100	-L	REFER TO NETWORK	J57	20A	J102 -D	REF	ER TO NETWORK	J67	20B

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

FROM	REF. TO DESG.	SIGNAL NAME	FROM	F TO E	≀EF.)ESG.	SIGN/ NAME	AL E
J102 -E	REFER TO NETWORK	J71 18/	A J103 -L	REFER TO NE	TWORK	J63	20A
J102 -F	REFER TO NETWORK	J71 19/	J103 -M	REFER TO NE	TWORK	J63	20B
J102 -G	REFER TO NETWORK	J71 20/	A J103 -U	REFER TO NE	TWORK	Е	1-2
J102 -H	REFER TO NETWORK	J71 208	3 J104 -A	REFER TO NE	TWORK	J79	18A
J102 -J	REFER TO NETWORK	J69 18/	А J104 -В	REFER TO NE	TWORK	J79	19A
J102 -K	REFER TO NETWORK	J69 19/	J104 -C	REFER TO NE	TWORK	J79	20A
J102 -L	REFER TO NETWORK	J69 20/	J104 -D	REFER TO NE	TWORK	J79	20B
J102 -M	REFER TO NETWORK	J69 20E	3 Ј104 -Е	REFER TO NE	TWORK	J83	18A
J102 -U	REFER TO NETWORK	E 1-2	J104 -F	REFER TO NE	TWORK	J83	19A
J103 -A	REFER TO NETWORK	J1 18/	J104 -G	REFER TO NE	TWORK	J83	20A
J103 -B	REFER TO NETWORK	J61 19/	а J104 -H	REFER TO NE	TWORK	J83	20B
J103 -C	REFER TO NETWORK	J61 20/	A J104 -J	REFER TO NE	TWORK	J81	18A
J103 -D	REFER TO NETWORK	J61 20E	3 J104 -K	REFER TO NE	TWORK	J81	19A
J103 -E	REFER TO NETWORK	J65 18/	A J104 -L	REFER TO NE	TWORK	J81	20A
J103 -F	REFER TO NETWORK	J65 19/	A J104 -M	REFER TO NE	TWORK	J81	20B
J103 -G	REFER TO NETWORK	J65 20/	A J104 -U	REFER TO NE	TWORK	Е	1-2
J103 -H	REFER TO NETWORK	J65 20E	3 J105 -A	REFER TO NE	TWORK	J73	18A
J103 -J	REFER TO NETWORK	J63 18/	А J105 -В	REFER TO NE	TWORK	J73	19A
J103 -K	REFER TO NETWORK	J63 19/	J105 -C	REFER TO NE	TWORK	J73	20A

Table B-1. Rear Assembly Wire Connection List - Continued

FROM	REF. TO DESG.	SIGNAL NAME	FROM	REF. TO DESG.	SIGNAL NAME
J105 -D	REFER TO NETWORK	J73 20B	J106 -K	REFER TO NETWORK	J93 19A
J105 -E	REFER TO NETWORK	J77 18A	J106 -L	REFER TO NETWORK	J93 20A
J105 -F	REFER TO NETWORK	J77 19A	J106 -M	REFER TO NETWORK	J93 20B
J105 -G	REFER TO NETWORK	J77 20A	J106 -U	REFER TO NETWORK	E 1-2
J105 -H	REFER TO NETWORK	J77 20B	J107 -A	REFER TO NETWORK	J85 18A
J105 -J	REFER TO NETWORK	J75 18A	J107 -B	REFER TO NETWORK	J85 19A
J105 -K	REFER TO NETWORK	J75 19A	J107 -C	REFER TO NETWORK	J85 20A
J105 -L	REFER TO NETWORK	J75 20A	J107 -D	REFER TO NETWORK	J85 20B
J105 -M	REFER TO NETWORK	J75 20B	J107 -E	REFER TO NETWORK	J89 18A
J105 -U	REFER TO NETWORK	E 1-2	J107 -F	REFER TO NETWORK	J89 19A
J106 -A	REFER TO NETWORK	J91 18A	J107 -G	REFER TO NETWORK	J89 20A
J106 -B	REFER TO NETWORK	J91 19A	J107 -H	REFER TO NETWORK	J89 20B
J106 -C	REFER TO NETWORK	J91 20A	J107 -J	REFER TO NETWORK	J87 18A
J106 -D	REFER TO NETWORK	J91 20B	J107 -K	REFER TO NETWORK	J87 19A
J106 -E	REFER TO NETWORK	J95 18A	J107 -L	REFER TO NETWORK	J87 20A
J106 -F	REFER TO NETWORK	J95 19A	J107 -M	REFER TO NETWORK	J87 20B
J106 -G	REFER TO NETWORK	J95 20A	J107 -U	REFER TO NETWORK	E 1-2
J106 -H	REFER TO NETWORK	J95 20B	J108 +SKT	REFER TO NETWORK	J29 1A
J106 -J	REFER TO NETWORK	J93 18A	J108 -PIN	REFER TO NETWORK	J29 1B

FROM	REF. TO DESG.	SIGN NAM	AL E	FROM	ТО	REF. DESG.	SIGN/ NAME	AL E
J109 +SKT	REFER TO NETWORK	J7	15A	J116 15	REFER TO) NETWORK	J44	12A
J109 -PIN	REFER TO NETWORK	J7	15B	J116 16	REFER TO) NETWORK	J44	10B
J110 +SKT	REFER TO NETWORK	J5	20B	J116 17	REFER TO) NETWORK	J44	11B
J110 -PIN	REFER TO NETWORK	J5	20A	J116 18	REFER TO) NETWORK	J44	12B
J110 +SKT	REFER TO NETWORK	J7	9A	J116 19	REFER TO) NETWORK	Е	1-2
J110 -PIN	REFER TO NETWORK	J7	10A	J116 2	REFER TO) NETWORK	J20	10A
J112 +SKT	REFER TO NETWORK	J5	19B	J116 20	REFER TO) NETWORK	J44	13A
J112 -PIN	REFER TO NETWORK	J5	19A	J116 21	REFER TO) NETWORK	J44	14A
J113 +SKT	REFER TO NETWORK	J7	11A	J116 22	REFER TO) NETWORK	J44	15A
J113 -PIN	REFER TO NETWORK	J7	12A	J116 23	REFER TO) NETWORK	J44	13B
J114 +SKT	REFER TO NETWORK	J5	22B	J116 24	REFER TO) NETWORK	J44	14B
J114 -PIN	REFER TO NETWORK	J5	22A	J116 25	REFER TO) NETWORK	J44	15B
J115 +SKT	REFER TO NETWORK	J31	1B	J116 3	REFER TO) NETWORK	J20	11A
J116 1	REFER TO NETWORK	J20	9A	J116 4	REFER TO) NETWORK	J20	11B
J116 10	REFER TO NETWORK	J44	7B	J116 5	REFER TO) NETWORK	J20	12B
J116 11	REFER TO NETWORK	J44	8B	J116 6	REFER TC) NETWORK	J20	13B
J116 12	REFER TO NETWORK	J44	9B	J116 7	REFER TO) NETWORK	J44	7A
J116 13	REFER TO NETWORK	J44	10A	J116 8	REFER TO) NETWORK	J44	8A
J116 14	REFER TO NETWORK	J44	11A	J116 9	REFER TO) NETWORK	J44	9A

FROM	REF. TO DESG.	SIGNA NAME	AL E	FROM	то	REF. DESG.	SIGN/ NAME	AL E
J117 -A	REFER TO NETWORK	J31	2B	J118 -N	REFER TO	NETWORK	J79	17A
J 117 -B	REFER TO NETWORK	J31	4B	J118 -P	REFER TO	NETWORK	J77	17A
J117 -C	REFER TO NETWORK	J1	6A	J118 -R	REFER TO	NETWORK	J63	17A
J118 -A	REFER TO NETWORK	J55	17A	J118 -S	REFER TO	NETWORK	J61	17A
J118 -AA	REFER TO NETWORK	J89	17A	J118 -T	REFER TO	NETWORK	J57	17A
J118 -B	REFER TO NETWORK.	J51	17A	J118 -V	REFER TO	NETWORK	J53	17A
J118 -C	REFER TO NETWORK	J49	17A	J118 -W	REFER TO	NETWORK	J71	17A
J118 -CC	REFER TO NETWORK	J75	17A	J118 -X	REFER TO	NETWORK	J69	17A
J118 -D	REFER TO NETWORK	J67	17A	J118 -Z	REFER TO	NETWORK	J87	17A
J118 -DD	REFER TO NETWORK	J73	17A	J119 -A	REFER TO	NETWORK	J55	16A
J118 -E	REFER TO NETWORK	J65	17A	J119 -AA	REFER TO	NETWORK	J89	16A
J118 -EE	REFER TO NETWORK	J59	17A	J119 -B	REFER TO	NETWORK	J51	16A
J118 -F	REFER TO NETWORK	J81	17A	J119 -BB	REFER TO	NETWORK	J1	6A
J118 -G	REFER TO NETWORK	J83	17A	J119 -C	REFER TO	NETWORK	J49	16A
J118 -H	REFER TO NETWORK	J85	17A	J119 -CC	REFER TO	NETWORK	J75	16A
J118 -J	REFER TO NETWORK	Е	1-2	J119 -D	REFER TO	NETWORK	J67	16A
J118 K	REFER TO NETWORK	J91	17A	J119 -DD	REFER TO	NETWORK	J73	16A
J118 -L	REFER TO NETWORK	J93	17A	J119 -E	REFER TO	NETWORK	J65	16A
J118 -M	REFER TO NETWORK	J95	17A	J119 -EE	REFER TO	NETWORK	J59	16A

FROM	REF. TO DESG.	SIGNAL NAME	FROM	TO DESG.	SIGNAL NAME
J119 -F	REFER TO NETWORK	J81 16A	J120 11	REFER TO NETWORI	K J72 3B
J119 -G	REFER TO NETWORK	J83 16A	J120 12	REFER TO NETWOR	K J72 21A
J119 -H	REFER TO NETWORK	J85 16A	J120 13	REFER TO NETWOR	K J72 21B
J119 -J	REFER TO NETWORK	E 1-2	J120 14	REFER TO NETWOR	K J72 19A
J119 -K	REFER TO NETWORK	J91 16A	J120 15	REFER TO NETWOR	K J72 16A
J119 -L	REFER TO NETWORK	J93 16A	J120 16	REFER TO NETWOR	K J72 16B
J119 -M	REFER TO NETWORK	J95 16A	J120 17	REFER TO NETWOR	K J72 17A
J119 -N	REFER TO NETWORK	J79 16A	J120 18	REFER TO NETWOR	K J72 17B
J119 -P	REFER TO NETWORK	J77 16A	J120 19	REFER TO NETWOR	K J72 20A
J119 -R	REFER TO NETWORK	J63 16A	J120 2	REFER TO NETWOR	K J72 18A
J119 -S	REFER TO NETWORK	J61 16A	J120 23	REFER TO NETWOR	K J72 15B
J119 -T	REFER TO NETWORK	J57 16A	J120 24	REFER TO NETWOR	K J72 15A
J119 -V	REFER TO NETWORK	J53 16A	J120 3	REFER TO NETWOR	K J72 20A
J119 -W	REFER TO NETWORK	J71 16A	J120 5	REFER TO NETWOR	K J72 1A
J119 -X	REFER TO NETWORK	J69 16A	J120 6	REFER TO NETWOR	K J72 1B
J119 -Y	REFER TO NETWORK	J20 20A	J120 7	REFER TO NETWOR	K J1 6A
J119 -Z	REFER TO NETWORK	J87 16A	J120 8	REFER TO NETWOR	K J72 2A
J120 1	REFER TO NETWORK	E 1-2	J120 9	REFER TO NETWORI	K J72 2B
J120 10	REFER TO NETWORK	J72 3A	J121 1	REFER TO NETWORI	K E 1-2

FROM	REF. TO DESG.	SIGNAL NAME	FROM	REF. TO DESG.	SIGNAL NAME
J121 10	REFER TO NETWORK	J70 3A	J122 1	REFER TO NETWORK	E 1-2
J121 11	REFER TO NETWORK	J70 3B	J122 10	REFER TO NETWORK	J68 3A
J121 12	REFER TO NETWORK	J70 21A	J122 11	REFER TO NETWORK	J68 3B
J121 13	REFER TO NETWORK	J70 21B	J122 12	REFER TO NETWORK	J68 21A
J121 14	REFER TO NETWORK	J70 19A	J122 13	REFER TO NETWORK	J68 21B
J121 15	REFER TO NETWORK	J70 16A	J122 14	REFER TO NETWORK	J68 19A
J121 16	REFER TO NETWORK	J70 16B	J122 15	REFER TO NETWORK	J68 16A
J121 17	REFER TO NETWORK	J70 17A	J122 16	REFER TO NETWORK	J68 16B
J121 18	REFER TO NETWORK	J70 17B	J122 17	REFER TO NETWORK	J68 17A
J121 19	REFER TO NETWORK	J70 20B	J122 18	REFER TO NETWORK	J68 17B
J121 2	REFER TO NETWORK	J70 18A	J122 19	REFER TO NETWORK	J68 20B
J121 23	REFER TO NETWORK	J70 15B	J122 2	REFER TO NETWORK	J68 18A
J121 24	REFER TO NETWORK	J70 15A	J122 23	REFER TO NETWORK	J68 15B
J121 3	REFER TO NETWORK	J70 20A	J122 24	REFER TO NETWORK	J68 15A
J121 5	REFER TO NETWORK	J70 1A	J122 3	REFER TO NETWORK	J68 20A
J121 6	REFER TO NETWORK	J70 1B	J122 5	REFER TO NETWORK	J68 1A
J121 7	REFER TO NETWORK	J1 6A	J122 6	REFER TO NETWORK	J68 1B
J121 8	REFER TO NETWORK	J70 2A	J122 7	REFER TO NETWORK	J1 6A
J121 9 B-74	REFER TO NETWORK	J70 2B	J122 8	REFER TO NETWORK	J68 2A

FROM	REF. TO DESG.	SIGNA NAME	L	FROI	VI	ТО	REF. DESG.	SIGN NAMI	AL E
J122 9	REFER TO NETWORK	J68	2B	J123	8	REFE	R TO NETWORK	J66	2A
J123 1	REFER TO NETWORK	Е	1-2	J123	9	REFE	R TO NETWORK	J66	2B
J123 10	REFER TO NETWORK	J66	3A	J124	1	REFE	R TO NETWORK	Е	1-2
J123 11	REFER TO NETWORK	J66	3B	J124	10	REFE	R TO NETWORK	J64	3A
J123 12	REFER TO NETWORK	J66	21A	J124	11	REFE	R TO NETWORK	J64	3B
J123 13	REFER TO NETWORK	J66	21B	J124	12	REFE	R TO NETWORK	J64	21A
J123 14	REFER TO NETWORK	J66	19A	J124	13	REFE	R TO NETWORK	J64	21B
J123 15	REFER TO NETWORK	J66	16A	J124	14	REFE	R TO NETWORK	J64	19A
J123 16	REFER TO NETWORK	J66	16B	J124	15	REFE	R TO NETWORK	J64	16A
J123 17	REFER TO NETWORK	J66	17A	J124	16	REFE	R TO NETWORK	J64	16B
J123 18	REFER TO NETWORK	J66	17B	J124	17	REFE	R TO NETWORK	J64	17A
J123 19	REFER TO NETWORK	J66	20B	J124	18	REFE	R TO NETWORK	J64	17A
J123 2	REFER TO NETWORK	J66	18A	J124	19	REFE	R TO NETWORK	J64	20B
J123 23	REFER TO NETWORK	J66	15B	J124	2	REFE	R TO NETWORK	J64	18A
J123 24	REFER TO NETWORK	J66	15A	J124	23	REFE	R TO NETWORK R	J64	15B
J123 3	REFER TO NETWORK	J66	20A	J124	24	REFE	R TO NETWORK	J64	15A
J123 5	REFER TO NETWORK	J66	1A	J124	3	REFE	R TO NETWORK	J64	20A
J123 6	REFER TO NETWORK	J66	1B	J124	5	REFE	R TO NETWORK	J64	1A
J123 7	REFER TO NETWORK	J1	6A	J124	6	REFE	R TO NETWORK	J64	1B

FROM	REF. TO DESG.	SIGNAL NAME	FROM	REF. TO DESG.	SIGNAL NAME	
J124 7	REFER TO NETWORK	J1 6A	J125 6	REFER TO NETWORK	J62	1B
J124 8	REFER TO NETWORK	J64 2A	J125 7	REFER TO NETWORK	J1	6A
J124 9	REFER TO NETWORK	J64 2B	J125 8	REFER TO NETWORK	J62	2A
J125 1	REFER TO NETWORK	E 1-2	J125 9	REFER TO NETWORK	J62	2B
J125 10	REFER TO NETWORK	J62 3A	J126 1	REFER TO NETWORK	Е	1-2
J125 11	REFER TO NETWORK	J62 3B	J126 10	REFER TO NETWORK	J60	3A
J125 12	REFER TO NETWORK	J62 21A	J126 11	REFER TO NETWORK	J60	3B
J125 13	REFER TO NETWORK	J62 21B	J126 12	REFER TO NETWORK	J60	21A
J125 14	REFER TO NETWORK	J62 19A	J126 13	REFER TO NETWORK	J60	21B
J125 15	REFER TO NETWORK	J62 16A	J126 14	REFER TO NETWORK	J60	19A
J125 16	REFER TO NETWORK	J62 16B	J126 15	REFER TO NETWORK	J60	16A
J125 17	REFER TO NETWORK	J62 17A	J126 16	REFER TO NETWORK	J60	16B
J125 18	REFER TO NETWORK	J62 17B	J126 17	REFER TO NETWORK	J60	17A
J125 19	REFER TO NETWORK	J62 20B	J126 18	REFER TO NETWORK	J60	17B
J125 2	REFER TO NETWORK	J62 18A	J126 19	REFER TO NETWORK	J60	20B
J125 23	REFER TO NETWORK	J62 15B	J126 2	REFER TO NETWORK	J60	18A
J125 24	REFER TO NETWORK	J62 15A	J126 23	REFER TO NETWORK	J60	15B
J125 3	REFER TO NETWORK	J62 20A	J126 24	REFER TO NETWORK	J60	15A
J125 5	REFER TO NETWORK	J62 1A	J126 3	REFER TO NETWORK	J60	20A

FROM	REF. TO DESG	SIGN NAM	IAL IE	FROM	ТО	REF. DESG.	SIGN/ NAME	AL E
J126 5	REFER TO NETWO	RK J60	1A	J127 3	REFER TO) NETWORK	J58	20A
J126 6	REFER TO NETWO	RK J60	1B	J127 5	REFER TO	O NETWORK	J58	1A
J126 7	REFER TO NETWO	RK J1	6A	J127 6	REFER TO	O NETWORK	J58	1B
J126 8	REFER TO NETWO	RK J60	2A	J127 7	REFER TO	O NETWORK	J1	6A
J126 9	REFER TO NETWO	RK J60	2B	J127 8	REFER TO	O NETWORK	J58	2A
J127 1	REFER TO NETWO	RK E	1-2	J127 9	REFER TO	O NETWORK	J58	2B
J127 10	REFER TO NETWO	RK J58	3A	J128 1	REFER TO	O NETWORK	Е	1-2
J127 11	REFER TO NETWO	RK J58	3B	J128 10	REFER TO	O NETWORK	J56	3A
J127 12	REFER TO NE TWO	RK J58	21A	J128 11	REFER TO	O NETWORK	J56	3B
J127 13	REFER TO NETWO	RK J58	21B	J128 12	REFER TO	O NETWORK	J56	21A
J127 14	REFER TO NETWO	RK J58	19A	J128 13	REFER TO	O NETWORK	J56	21B
J127 15	REFER TO NETWO	RK J58	16A	J128 14	REFER TO	O NETWORK	J56	19A
J127 16	REFER TO NETWO	RK J58	16B	J128 15	REFER TO	O NETWORK	J56	16A
J127 17	REFER TO NETWO	RK J58	17A	J128 16	REFER TO	O NETWORK	J56	16B
J127 18	REFER TO NETWO	RK J58	17B	J128 17	REFER TO	O NETWORK	J56	17A
J127 19	REFER TO NETWO	RK J58	20B	J128 18	REFER TO	O NETWORK	J56	17B
J127 2	REFER TO NETWO	RK J58	18A	J128 19	REFER TO	O NETWORK	J56	20B
J127 23	REFER TO NETWO	RK J58	15B	J128 2	REFER TO	O NETWORK	J56	19A
J127 24	REFER TO NETWO	RK J58	15A	J128 23	REFER TO	O NETWORK	J56	15B

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

FROM	REF. TO DESG.	SIGNAL NAME	FROM	REF. TO DESG.	SIGNAL NAME
J128 24	REFER TO NETWORK	J56 15A	J129 23	REFER TO NETWORK	J54 15B
J128 3	REFER TO NETWORK	J56 20A	J129 24	REFER TO NETWORK	J54 15A
J128 5	REFER TO NETWORK	J56 1A	J129 3	REFER TO NETWORK	J54 20A
J128 6	REFER TO NETWORK	J56 1B	J129 5	REFER TO NETWORK	J54 1A
J128 7	REFER TO NETWORK	J1 6A	J129 6	REFER TO NETWORK	J54 1B
J128 8	REFER TO NETWORK	J56 2A	J129 7	REFER TO NETWORK	J54 6A
J128 9	REFER TO NETWORK	J56 2B	J129 8	REFER TO NETWORK	J54 2A
J129 1	REFER TO NETWORK	E 1-2	J129 9	REFER TO NETWORK	J54 2B
J129 10	REFER TO NETWORK	J54 3A	J130 1	REFER TO NETWORK	E 1-2
J129 11	REFER TO NETWORK	J54 3B	J130 10	REFER TO NETWORK	J52 3A
J129 12	REFER TO NETWORK	J54 21A	J130 11	REFER TO NETWORK	J52 3B
J129 13	REFER TO NETWORK	J54 21B	J130 12	REFER TO NETWORK	J52 21A
J129 14	REFER TO NETWORK	J54 19A	J130 13	REFER TO NETWORK	J52 21B
J129 15	REFER TO NETWORK	J54 16A	J130 14	REFER TO NETWORK	J52 19A
J129 16	REFER TO NETWORK	J54 16B	J130 15	REFER TO NETWORK	J52 16A
J129 17	REFER TO NETWORK	J54 17A	J130 16	REFER TO NETWORK	J52 16B
J129 18	REFER TO NETWORK	J54 17B	J130 17	REFER TO NETWORK	J52 17A
J129 19	REFER TO NETWORK	J54 20B	J130 18	REFER TO NETWORK	J52 17B
J129 2	REFER TO NETWORK	J54 18A	J130 19	REFER TO NETWORK	J52 20B

Table B-1. Rear Assembly Wire Connection List - Continued

FROM	то	REF. DESG.		NL 1	FRO	FROM		REF. DESG.	SIGN/ NAME	SIGNAL NAME	
J130 2	REFER TO	NETWORK	J52	18A	J131	19	RE	FER TO NETWORK	J50	20B	
J130 23	REFER TO	NETWORK	J52	15B	J131	2	REI	FER TO NE TWORK	J50	18A	
J130 24	REFER TO	NETWORK	J52	15A	J131	23	RE	FER TO NETWORK	J50	15B	
J130 3	REFER TO	NETWORK	J52	20A	J131	24	RE	FER TO NETWORK	J50	15A	
J130 5	REFER TO	NETWORK	J52	1A	J131	3	RE	FER TO NETWORK	J50	20A	
J130 6	REFER TO	NETWORK	J52	1B	J131	5	RE	FER TO NETWORK	J50	1A	
J130 7	REFER TO	NETWORK	J1	6A	J131	6	RE	FER TO NETWORK	J50	1B	
J130 8	REFER TO	NETWORK	J52	2A	J131	7	RE	FER TO NETWORK	J1	6A	
J130 9	REFER TO	NETWORK	J52	2B	J131	8	RE	FER TO NETWORK	J50	2A	
J131 1	REFER TO	NETWORK	Е	1-2	J131	9	RE	FER TO NETWORK	J50	2B	
J131 10	REFER TO	NETWORK	J50	ЗA	J132	1	RE	FER TO NETWORK	Е	1-2	
J131 11	REFER TO	NETWORK	J50	3B	J132	10	RE	FER TO NETWORK	J94	3A	
J131 12	REFER TO	NETWORK	J50	21A	J132	11	RE	FER TO NETWORK	J94	3B	
J131 13	REFER TO	NETWORK	J50	21B	J132	12	RE	FER TO NETWORK	J94	21A	
J131 14	REFER TO	NETWORK	J50	19A	J132	13	RE	FER TO NETWORK	J94	21B	
J131 15	REFER TO	NETWORK	J50	16A	J132	14	RE	FER TO NETWORK	J94	19A	
J131 16	REFER TO	NETWORK	J50	16B	J132	15	RE	FER TO NETWORK	J94	16A	
J131 17	REFER TO	NETWORK	J50	17A	J132	16	RE	FER TO NETWORK	J94	16B	
J131 18	REFER TO	NETWORK	J50	17B	J132	17	RE	FER TO NETWORK	J94	17A	

FROM	REF. TO DESG.	SIGNAL NAME	FROM	REF. TO DESG.	SIGNA NAME	AL E
J132 18	REFER TO NETWORK	J94 17B	J133 17	REFER TO NETWORK	J90	17A
J132 19	REFER TO NETWORK	J94 20B	J133 18	REFER TO NETWORK	J90	17B
J132 2	REFER TO NETWORK	J94 1A	J133 19	REFER TO NETWORK	J90	20B
J132 23	REFER TO NETWORK	J94 15B	J133 2	REFER TO NETWORK	J90	18A
J132 24	REFER TO NETWORK	J94 15A	J133 23	REFER TO NETWORK	J90	15B
J132 3	REFER TO NETWORK	J94 20A	J133 24	REFER TO NETWORK	J90	15A
J132 5	REFER TO NETWORK	J94 1A	J133 3	REFER TO NETWORK	J90	20A
J132 6	REFER TO NETWORK	J94 1B	J133 5	REFER TO NETWORK	J90	1A
J132 7	REFER TO NETWORK	J1 6A	J133 6	REFER TO NETWORK	J90	1B
J132 8	REFER TO NETWORK	J94 2A	J133 7	REFER TO NETWORK	J1	6A
J132 9	REFER TO NETWORK	J94 2B	J133 8	REFER TO NETWORK	J90	2A
J133 1	REFER TO NETWORK	E 1-2	J133 9	REFER TO NETWORK	J90	2B
J133 10	REFER TO NETWORK	J90 3A	J134 1	REFER TO NETWORK	Е	1-2
J133 11	REFER TO NETWORK	J90 3B	J134 10	REFER TO NETWORK	J86	3A
J133 12	REFER TO NETWORK	J90 21A	J134 11	REFER TO NETWORK	J86	3B
J133 13	REFER TO NETWORK	J90 21B	J134 12	REFER TO NETWORK	J86	21A
J133 14	REFER TO NETWORK	J90 19A	J134 13	REFER TO NETWORK	J86	21B
J133 15	REFER TO NETWORK	J90 16A	J134 14	REFER TO NETWORK	J86	19A
J133 16	REFER TO NETWORK	J90 16B	J134 15	REFER TO NETWORK	J86	16A

FROM	REF. TO DESG.	SIGNAL NAME	FROM	REF. TO DESG.	SIGNAL NAME
J134 16	REFER TO NETWORK	J86 16B	J135 15	REFER TO NETWORK	J82 16A
J134 17	REFER TO NETWORK	J86 17A	J135 16	REFER TO NETWORK	J82 16B
J134 18	REFER TO NETWORK	J86 17B	J135 17	REFER TO NETWORK	J82 17A
J134 19	REFER TO NETWORK	J86 20B	J135 18	REFER TO NETWORK	J82 17B
J134 2	REFER TO NETWORK	J86 18A	J135 19	REFER TO NETWORK	J82 20B
J134 23	REFER TO NETWORK	J86 15B	J135 2	REFER TO NETWORK	J82 18A
J134 24	REFER TO NETWORK	J86 15A	J135 23	REFER TO NETWORK	J82 15B
J134 3	REFER TO NETWORK	J86 20A	J135 24	REFER TO NETWORK	J82 15A
J134 5	REFER TO NETWORK	J86 1A	J135 3	REFER TO NETWORK	J82 20A
J134 6	REFER TO NETWORK	J86 1B	J135 5	REFER TO NETWORK	J82 1A
J134 7	REFER TO NETWORK	J1 6A	J135 6	REFER TO NETWORK	J82 1B
J134 8	REFER TO NETWORK	J86 2A	J135 7	REFER TO NETWORK	G J1 6A
J134 9	REFER TO NETWORK	J86 2B	J135 8	REFER TO NETWORK	J82 2A
J135 1	REFER TO NETWORK	E 1-2	J135 9	REFER TO NETWORK	J82 2B
J135 10	REFER TO NETWORK	J82 3A	J136 1	REFER TO NETWORK	E 1-2
J135 11	REFER TO NETWORK	J82 3B	J136 10	REFER TO NETWORK	. J78 3h
J135 12	REFER TO NETWORK	J82 21A	J136 11	REFER TO NETWORK	J78 3B
J135 13	REFER TO NETWORK	J82 21B	J136 12	REFER TO NETWORK	J78 21A
J135 14	REFER TO NETWORK	J82 19A	J136 13	REFER TO NETWORK	J78 21B

FROM		то	REF. DESG.		SIGNAL NAME			ТО	REF. DESG.	SIGNAL NAME	
J136	14	REFER TO NETW	/ORK	J78	19A	J137	13	REFER TO NET	WORK	J74	21B
J136	15	REFER TO NETW	/ORK	J78	16A	J137	14	REFER TO NET	WORK	J74	19A
J136	16	REFER TO NETW	/ORK	J78	16B	J137	15	REFER TO NET	WORK	J74	16A
J136	17	REFER TO NETW	/ORK	J78	17A	J137	16	REFER TO NET	WORK	J74	16B
J136	18	REFER TO NETW	/ORK	J78	17B	J137	17	REFER TO NET	WORK	J74	17A
J136	19	REFER TO NETW	/ORK	J78	20B	J137	18	REFER TO NET	WORK	J74	17B
J136	2	REFER TO NETW	/ORK	J78	18A	J137	19	REFER TO NET	WORK	J74	20B
J136	23	REFER TO NETW	/ORK	J78	15B	J137	2	REFER TO NET	WORK	J74	18A
J136	24	REFER TO NETW	/ORK	J78	15A	J137	23	REFER TO NET	WORK	J74	15B
J136	3	REFER TO NETW	/ORK	J78	20A	J137	24	REFER TO NET	WORK	J74	15A
J136	5	REFER TO NETW	/ORK	J78	1A	J137	3	REFER TO NET	WORK	J74	20A
J136	6	REFER TO NETW	/ORK	J78	1B	J137	5	REFER TO NET	WORK	J74	1A
J136	7	REFER TO NETW	/ORK	J1	6A	J137	6	REFER TO NET	WORK	J74	1B
J136	8	REFER TO NETW	/ORK	J78	2A	J137	7	REFER TO NET	WORK	J1	6A
J136	9	REFER TO NETW	/ORK	J78	2B	J137	8	REFER TO NET	WORK	J74	2A
J137	1	REFER TO NETW	/ORK	Е	1-2	J137	9	REFER TO NET	WORK	J74	2B
J137	10	REFER TO NETW	/ORK	J74	3A						
J137	11	REFER TO NETW	/ORK	J74	3B						
J137	12	REFER TO NETW	/ORK	J74	21A						
GLOSSARY

Alarms Module	The module in the power supply unit which contains the Alarm logic and Alarm relays.
BF (Framing Bit)	A bit inserted into the MBS to synchronize the far end set.
BIPOLAR Data Format	Bit stream consisting of combined clock and data. Transmitted as a bal- anced signal for use with T-1 lines.
Bit Counter	A counter which is used to identify the individual bits in a channel.
Built-in Test Equipment	Equipment built into the Multiplexer Set for circuit adjustment and
(BITE)	module testing.
Channel Counter	A counter with up to 24 discrete output states. Provides channel timing for DTG and channel modules. The transmit and receive sections of the DTG each contain a separate Channel Counter.
Conversion Control Logic	The part of the PCM that determines whether the data is converted to PCM by the ODD or EVEN aroup A to D converters.
CTPRE	Counter Preset Acknowledge. This signal is produced by the Channel Counter in the DEMUX unit. The Channel Counter provides this signal to the control unit as an acknowledgment of the PR1 signal.
DAC	Digital-to-Analog Converter.
DEMUX Unit	The portion of the Multiplexer Set which synchronizes the receive func- tions to the framing bits and provides Channel Counter and signaling information to the PCD and channel modules. The DEMUX also recog- nizes the REMOTE ALARM condition from the far end set.
DTG	Data Timing Group. The section of the Multiplexer Set which performs the timing, multiplexing and PCM conversion for the transmit portion of the Multiplexer Set and performs the timing demultiplexing and PCM conversion for the receive half of the Multiplexer Set.
Data Module	Data interface to/from the user equipment to the Multiplexer Set.
Driver Unit	The portion of the Multiplexer Set which produces clocks for the transmit side of the Multiplexer Set and interfaces with user equipment.
$EC2^{0^{\circ}}$, $EC2^{1}$, etc.	Encoded Channel Counter signals.
Encoded Channel Count	At 5-bit binary word generated by the Channel Counter in the MUX unit for use by the PCM unit to select the channel to be converted to PCM.
External Commands	User supplied signals which cause the Multiplexer Set to go into the Local Loop or Frame Search Inhibit mode.
EXT Timing Source	A timing signal supplied by external equipment for synchronization of the Multiplexer Set. When External Timing Source is active the internal clock is automatically switched off and the Multiplexer Set receives its timing from the external equipment.
FAULT ALM BUS	Fault Alarm Bus, common to all data timing group and data channel modules.
FR BIT ERR TTL	Frame Bit Error, TTL level. Frame Bit Error signal from the DEMUX unit. This signal occurs each time a frame bit and a predicted frame bit do not match.
Frame Bit Error Monitor	The Frame Bit Error Monitor provides 1 pulse to external equipment for each frame bit that is in error.

Frame Search Inhibit	A user supplied signal which prevents the Multiplexer Set from acquiring frame.
Idle Channel Noise	Noise on a channel with no user signal applied.
Local Loop	An operating condition which connects the output of the transmit section of the DTG to the receive section.
Loss of Frame	A signal produced by the control unit of the DEMUX unit which signals the user that the Multiplexer Set is not in frame.
MA Clock	Recovered receive clock for use by external equipment.
MBS RCVR Clock	Clock signal from the far end set. Used in NRZ mode only.
MBS RCVR Data	Data from the far end set may be NRZ or BIPOLAR format.
MBS XMT Clock	Clock from the Multiplexer Set to the far end set. Used in the NRZ mode only.
Master Clock Out	Clock from the transmit section of the Multiplexer Set for use by external equipment.
Mission Bit Stream (MBS)	A signal stream of data comprised of data from each channel of the Multi- plexer Set plus framing and signaling information.
MUX Module	The portion of the Multiplexer Set which generates frame and Channel Count information. The MUX unit also combines the PCM from the PCM module data from the data channel modules, and framing information to form the MBS data. Alarm information is inserted into the MBS by the MUX unit.
NRZ (Non Return to Zero)	Format serial data which does not return to zero until the next data transition. NRZ data is used in conjunction with NRZ clock for timing formation.
ODD/EVEN Output Control The	circuit in the PCM which determines whether the output of the ODD or EVEN serial-to-parallel converters is placed on the PCM Bus.
OGA	Outgoing Alarm from the power supply to the MUX unit. When this line is active the data is sent as 00001111 if selected and B2=0 is inserted into each voice channel.
OGAT	Operational Gate. A signal produced by the Acquisition Counter in the DEMUX unit. This signal provides a window in which the frame bit candidate is located.
PAM	Pulse Amplitude Modification.
Parallel to Serial Converter PCD Unit	A circuit which converts bits of parallel data into a serial bit stream. Converts PCM data to an analog signal and distributes the data to the receive portions of the VF modules. Signaling information is also routed
	through this module.
PCM Data Bus	PCM data from the PCM unit to the MUX unit.
PCM Module	The DTG module which performs the analog multiplexing and PCM en- coding functions of the Multiplexer Set.
PR1	Preset to channel 1. This signal presets the Channel Counter to Channel 1. This signal is produced by the control unit in the DEMUX. The signal occurs each time a good frame bit occurs in the 24-channel mode and once every time the 001 or 110 pattern is detected in the 3, 6, and 12.
RCV CH CTR 1 through 24	Receive Channel Counter 1 through 24. Negative going signals one channel time wide. Used to gate channel modules to indicate that the DTG is ready to send data or signaling information to the module.
RCV DATA BUS CLK	Receive Data Bus Clock. 1.536 MHz clock to the data channel modules.
RCV FRAME 6/18	Signaling sync for receive side of Multiplexer Set.
RCV PCM BUS	PCM data to the PCD unit and data channel modules.

RCV SIG A BUS	Signaling information to the VF modules.
RCV VF OUT 1 through 24	VF information to the VF channel modules.
RCVR Unit	The portion of the Multiplexer Set which receives MBS data and clock
	from user equipment. The RCVR also provides clocks to the receive
	section of the Multiplexer Set.
Recovered Clock	Clock which has been multiplied to 24.704 MHz and divided back to the MBS rate.
SFPR	Superframe Preset. 1-bit wide pulse which occurs at the beginning of each Superframe.
Sample and Hold	A circuit which samples a voltage for a short period of time and holds the level of the sampled voltage constant at the output of the Sample and Hold regardless of voltage changes at the input.
Sieve Memory	The Sieve Memory is located within the DEMUX unit. The function of this circuit is to provide a pointer within the OGAT time to indicate which bit is the frame bit candidate.
Signal to Quantizing Noise	Noise produced by the PCM encoding and decoding processes in VF channels.
Signaling Control	The circuit which places the signaling information onto the PCM Bus.
16 KPPS	Drive signal for the Power Converter unit in the supply module. This
	signal is produced by multiplying the XMT RESET TO CH 1 signal by 2 to produce the 16 KPPS signal.
TRF	Transformer rectifier filter unit. Used to supply de power to the power
	supply unit when the Multiplexer Set is operated from 115 Vac or 230 Vac.
Time Division Multiplexing	Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs.
Time Division Multiplexing VF Module	Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set.
Time Division Multiplexing VF Module XMT ADV CHAN CTR	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time.
Time Division Multiplexing <u>VF Module</u> XMT ADV CHAN CTR XMT CHAN CTR 1 to	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24.
Time Division Multiplexing VF Module XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module.
Time Division Multiplexing <u>VF Module</u> XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24 XMT CONT BUS	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module. Transmit Control Bus. Signal from the data channel units that the channel being sampled is a data channel.
Time Division Multiplexing VF Module XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24 XMT CONT BUS XMT DATA BUS	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module. Transmit Control Bus. Signal from the data channel units that the channel being sampled is a data channel. Data from data modules. Selected module places data on the bus when its XMT CHAN CTR line goes low.
Time Division Multiplexing VF Module XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24 XMT CONT BUS XMT DATA BUS XMT DATA BUS CLOCK	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module. Transmit Control Bus. Signal from the data channel units that the channel being sampled is a data channel. Data from data modules. Selected module places data on the bus when its XMT CHAN CTR line goes low. 1.536 MHz clock from the MUX unit to the data channel units.
Time Division Multiplexing VF Module XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24 XMT CONT BUS XMT DATA BUS XMT DATA BUS CLOCK XMT FRAME 6+12	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module. Transmit Control Bus. Signal from the data channel units that the channel being sampled is a data channel. Data from data modules. Selected module places data on the bus when its XMT CHAN CTR line goes low. 1.536 MHz clock from the MUX unit to the data channel units. Transmit frame 6 or 12. Signaling sync to the VF modules and PCM unit.
Time Division Multiplexing VF Module XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24 XMT CONT BUS XMT DATA BUS XMT FRAME 6+12 XMT MBS CLOCK	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module. Transmit Control Bus. Signal from the data channel units that the channel being sampled is a data channel. Data from data modules. Selected module places data on the bus when its XMT CHAN CTR line goes low. 1.536 MHz clock from the MUX unit to the data channel units. Transmit frame 6 or 12. Signaling sync to the VF modules and PCM unit. Clock from the DRIVER unit. Rate dependent upon Multiplexer Set configuration.
Time Division Multiplexing VF Module XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24 XMT CONT BUS XMT DATA BUS XMT DATA BUS XMT DATA BUS CLOCK XMT FRAME 6+12 XMT MBS CLOCK	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module. Transmit Control Bus. Signal from the data channel units that the channel being sampled is a data channel. Data from data modules. Selected module places data on the bus when its XMT CHAN CTR line goes low. 1.536 MHz clock from the MUX unit to the data channel units. Transmit frame 6 or 12. Signaling sync to the VF modules and PCM unit. Clock from the DRIVER unit. Rate dependent upon Multiplexer Set configuration. Transmit MBS clock. Rate is dependent on the Multiplexer Set channel
Time Division Multiplexing VF Module XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24 XMT CONT BUS XMT DATA BUS XMT DATA BUS XMT DATA BUS CLOCK XMT FRAME 6+12 XMT MBS CLCK and XMT MBS CLK and XMT MBS CLK	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module. Transmit Control Bus. Signal from the data channel units that the channel being sampled is a data channel. Data from data modules. Selected module places data on the bus when its XMT CHAN CTR line goes low. 1.536 MHz clock from the MUX unit to the data channel units. Transmit frame 6 or 12. Signaling sync to the VF modules and PCM unit. Clock from the DRIVER unit. Rate dependent upon Multiplexer Set configuration. Transmit MBS clock. Rate is dependent on the Multiplexer Set channel configuration.
Time Division Multiplexing VF Module XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24 XMT CONT BUS XMT DATA BUS XMT DATA BUS CLOCK XMT FRAME 6+12 XMT MBS CLOCK X <u>MT MBS CLK and</u> XMT MBS DATA	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module. Transmit Control Bus. Signal from the data channel units that the channel being sampled is a data channel. Data from data modules. Selected module places data on the bus when its XMT CHAN CTR line goes low. 1.536 MHz clock from the MUX unit to the data channel units. Transmit frame 6 or 12. Signaling sync to the VF modules and PCM unit. Clock from the DRIVER unit. Rate dependent upon Multiplexer Set configuration. Transmit MBS clock. Rate is dependent on the Multiplexer Set channel configuration. Data from the Multiplexer Set to the far end set. May either be NRZ or BIPOLAR.
Time Division Multiplexing VF Module XMT ADV CHAN CTR XMT CHAN CTR 1 to XMT CHAN CTR 24 XMT CONT BUS XMT DATA BUS XMT FRAME 6+12 XMT MBS CLOCK XMT MBS CLK and XMT MBS DATA XMT MODE CONTROL (7)	 Combining a number of inputs by assigning a time slot for each input and sequentially sampling each signal to form a single stream of data containing information from all of the inputs. Voice frequency interface from the user equipment to the Multiplexer Set. Transmit advance Channel Counter. Negative going pulse which occurs at the end of each channel time. Transmit Channel Counter 1 through 24. Negative going signals one channel time wide. Used to Gate channel modules to indicate that the DTG is, ready to accept data or signaling information from the module. Transmit Control Bus. Signal from the data channel units that the channel being sampled is a data channel. Data from data modules. Selected module places data on the bus when its XMT CHAN CTR line goes low. 1.536 MHz clock from the MUX unit to the data channel units. Transmit frame 6 or 12. Signaling sync to the VF modules and PCM unit. Clock from the DRIVER unit. Rate dependent upon Multiplexer Set configuration. Transmit MBS clock. Rate is dependent on the Multiplexer Set channel configuration. Data from the Multiplexer Set to the far end set. May either be NRZ or BIPOLAR. These signals are used to program the MUX and PCM units for the various operating modes of the Multiplexer Set.

XMT RESET TO CH 1	Transmit reset to Channel 1. Negative going pulse which occurs at the end of each frame. In the 24-channel mode this signal is held off for one bit time to allow a space for the frame bit.
XMT SIG A BUS	Signaling Bus from VF channel modules.
XMT VF IN 1 to XMT VF IN 24	Voice frequency data from VF modules.
XMT VF RTN 1 to XMT VF RTN 24	Ground return for XMT VF IN 1 through VF IN 24.
XMT 1.544 MHz CLOCK	1.544 MHz clock to the MUX and PCM units.
XMT 4.096 MHz CLK BUS	4.096 MHz clock to the transmit section of the data channel modules.
Zeroizer Circuit	A circuit in the PCM unit which corrects for offset voltages in the Sample- and-Hold and Analog-to-Digital conversion circuits.
ZERO SUPPRESS	Enables the Zero Suppressor when low. From the DRIVER unit to the MUX unit.
Zero Suppressor	A circuit contained on the MUX unit. Used to provide keep-alive pulses for T-1 repeaters.

INDEX

	Paragraph	Page
Α		-
Alarms (see power supply group		
description and system description)		
Alarm module description	2-2f	2-3
Alarm module test (see PWR SPLY		
IESI)		
Alarm module troubleshooting (see		
Asynchronous data	2-2h	2-1
Asynchiolous data	2-20	2-1
В		
Backplane (see cabinet)		
BITE module circuit descriptions:		
Analog circuits	2-21 <i>a</i>	2-66
Digital circuits	2-21b	2-67
BITE module-general information	2-19	2-62
BITE module-major functions:		
Analog functions	2-20a	2-62
Digital functions	2-20b	2-64
Built-In-Test Equipment (BITE)	2.2 ~	<u>.</u>
description	2-29	2-3
C		
Cable, test (see MXTF)		
CGA (carrier group alarm)		
Channel counter (see MUX (trans-		
mit) or DEMUX (receive)		
Channel usage, multiplexer test		
fixture:		
Fifty kb/s data	3-3b	3-2
Multirate data	3-3 <i>c</i>	3-10
Voice frequency	3-3 <i>a</i>	3-2
Zero-twenty kb/s data	3-3b	3-2
Checking signals	3-2 <i>a</i>	3-1
Checking I I L logic states	3-2C	3-1
Common nomenciature, modules	1-1	1-1
oquipmont	2 4	2 1 1
Components, removal/replacement	3-4	3-11
printed circuit boards.		
BITE SIT resistor R29 replace-		
ment	3-25 <i>e</i> (2)	3-212
BITE SIT resistor R34 replace-	0 200(2)	• = · =
ment	3-25 <i>e</i> (4)	3-213
BITE SIT resistor R56 replace-	()	
ment	3-25 <i>e</i> (3)	3-212
Removal, general	3-25a	3-207
Replacement, general	3-25b	3-211
VF module inductors,		
replacement	3-25f	3-213
Conformal coating, application	3-25c	3-211
Conformal coating, removal	3-25 <i>a</i> (1)	3-207
Contiguration coding	3-2g	3-2

Connectors (see electrical connectors)

D	Paragraph	Page
Data interleaving channel module		
PL-1412/FCC-98(V) (see zero-		
twenty kb/s data module)		
Data interleaving channel module		
PL-1413/FCC-98(V) (see fifty		
kb/s data module)		
Data timing group:		
Transmit section	2-4 <i>a</i>	2-9
Receive section	2-4b	2-9
Data timing group description	2-2e	2-3
DEMUX circuit description	2-6 <i>e</i>	2-40
DEMUX unit-detailed		
description:		• • •
Data input shift register	2-6e(1)	2-40
Remote alarm detector	2-6e(2)	2-40
24 channel pattern storage	2-68(3)	2-40
Data prediction and check	$0.0 \cdot (4)$	0.40
logic	2-6e(4)	2-40
Acquisition counter	2-0e(5) 2.6o(6)	2-40
Acquisition counter load	2-06(0)	2-41
	2-60(7)	2-11
Cycle counter	2-0e(7)	2-41
Control unit-	2-6e(9)	2-41
Low rate pattern storage	2-6e(10)	2-42
Bit/channel/frame connter	_ 00(10)	
and decoder	2-6 <i>e</i> (11)	2-42
Fault monitor	2-6e(12)	2-43
Pattern detector	2-6e(13)	2-43
Mode select logic	2-6e(14)	2-43
Descriptions, modules and units (see		
functioning of equipment)		
Destruction of Army Materiel to		
prevent enemy use	1-6	1-1
Disassembly/reassembly multiplexer		
set cabinet:		
Front cover	3-24a	3-207
Card cage	3-24b	3-207
Removal of rear assembly	3-24C	3-207
Replacement of rear assembly	3-240	3-207
Disassembly of rear assembly	3-240	3-207
Reassembly of rear assembly	3-247	3-207
		3-205
Peassembly	3-22a	3-205
Disassembly/reassembly of PW/R		5-205
SPLY group:		
Disassembly	3-23a	3-205
Reassembly	3-23b	3-205
DRIVER circuit description	2-6c	2-32
DRIVER circuit description-		
detailed:		
78 ohm balanced external		
timing source receiver	2-6 <i>c</i> (1)	2-35
Level translator	2-6 <i>c</i> (2)	2-35

	Paragraph	Page
External clock activity		
monitor	2-6 <i>c(</i> 3)	2-35
Clock source select circuit	2-6 <i>c</i> (4)	2-35
Phase detector	2-6 <i>c</i> (5)	2-35
Loop filter	2-6 <i>c</i> (6)	2-35
24.704 MHz VCO	2-6 <i>c</i> (7)	2-35
Clock divide chains	2-6 <i>c</i> (8)	2-35
Mode select	2-6c(9)	2-36
	2-6 <i>C</i> (10)	2-36
To KHZ phase locked loop	2-6C(11)	2-36
100 obm RIPOLAR MRS	2-66(12)	2-30
	260(12)	2.26
78 obms MBS DATA OUT	2-00(13)	2-30
driver 78 ohm bal NR7		
MBS CLOCK OUT driver		
and 78 ohm bal MASTER		
CLOCK OUT drivers	2-6 <i>c</i> (14)	2-36
Loss of output detector	2-6 <i>c</i> (15)	2-37
DTG circuit descriptions:		
PCM unit	2-6 <i>a</i>	2-26
MUX unit	2-6b	2-28
DRIVER unit	2-6 <i>c</i>	2-32
RCVR unit	2-6 <i>d</i>	2-37
DEMUX unit	2-6 <i>e</i>	2-40
PCD unit	2-6 <i>f</i>	2-43
DTG major functions:		
PCM unit	2-5a	2-13
MUX unit	2-5b	2-13
	2-50	2-16
	2-50	2-16
DEMOX unit	2-50 2 5 f	2-21
DTC Strapping	2 2 2 2	2-23
DIG Strapping	5-54	5-2
Е		
EIRs (equipment improvement		
recommendations)	1-4	1-1
Electrical connectors	B-2	B-1
Electrical pin/socket arrangements	B-3	B-1
Electrical wire connection list, use of	B-1	B-1
Electrical wiring interconnections	B-1	B-1
Extender boards, use of	3-5b	3-11
-		
Fifty kb/a data madula daparintian	2 1 2	2 5 2
Alarm circuit	2-13 2-15a	2-52
Clock recovery	2-159 2-15e	2-56
Overall	2-14	2-53
Receive clock and data	2 17	2 00
interface	2-15 <i>f</i>	2-56
Receive elastic buffer	2-14c	2-53
Receive stuffing control	2-14g	2-54
Transmit bus driver	2-15č	2-55
Transmit data and clock		
interface	2-15 <i>a</i>	2-54
Transmit stuffing control	2-15b	2-54
Testing	3-36	3-236
Troubleshooting	3-16	3-146
Fault location	3-36 <i>c</i>	3-237
Initial setup	3-36b	3-237
I ools and test equip-	0.00	0.000
ment	3-36a	3-236
inuex Z		

	Paragraph	Page
Frame structure:		
24 channel	2-3 <i>a</i>	2-4
3 channel	2-3b	2-4
6 channel	2-3c	2-9
12 channel	2-3d	2-9
Frame pattern generator (see MUX		
unit)		
Frame search inhibit (see DEMUX unit)		
Frequency measuring	3-2d	3-2
······································	0 2 0	-
G General support level tools and test equipment (<i>see</i> test equipment)		
1		
Identification of modules/units	3-2 <i>e</i>	3-2
Initial inspection	3-7	3-13
Installation (see repair or see		
replacement)		
Interconnecting wires	Appendix B	B-1
3	11	
L		
Lamp conditions	3-2f	3-2
Logic state, measuring	3-2 <i>e</i>	3-1
Loopback (see RCVR unit)		
Μ		
Maintenance forms	1-3	1-1
Maintenance setups and module		
strapping:		
Five hundred twelve kb/s		
(adjacent)	3-3 <i>d</i> (4) (a)	3-10
Five hundred twelve kb/s		
(alternate)	3-3 <i>d</i> (4) (b)	3-11
One hundred twenty eight		
kb/s (adjacent)	3-3 <i>d</i> (2)(a)	3-10
One hundred twenty eight		
kb/s (alternate)	3-3 <i>d</i> (2)(b)	3-10
Two hundred fifty six kb/s		
(adjacent)	3-3d(3)(a)	3-10
Two hundred fifty six kb/s		
(alternate)	3-3 <i>d</i> (3)(b)	3-10
DTG	3-3a	3-2
VF modules	3-3b	3-2
0-20 and 50 kb/s data modules	3-3 <i>c</i>	3-10
Multirate data modules	3-3d	3-10
Measurements:		
Frequency	3-2d	3-2
Logic (voltage) states	3-2 <i>c</i>	3-1
Resistance	3-2b	3-1
Signals	3-2 <i>a</i>	3-1
Measuring frequency	3-2d	3-2
Measuring resistance	3-2b	3-1
Multiplexer description:		
VF module	2-2 <i>a</i>	2-1
0-20 KBS data module	2-2b	2-1
50 KBS data module	2-2c	2-1
Multirate data module	2-2d	2-1
Data timing group	2-2e	2-3
	-	

		Paragraph	Page	
	Alarm module	2-2f	2-3	
	BITE	2-2g	2-3	
	Power	2-2h	2-3	
Multip	exer set, functioning of			
equi	pment:			
	DTG	2-2e	2-3	
	Alarms	2-2f	2-3	
	Bite	2-2g	2-3	
	Asynchronous 0-20 kb/s data	2-2b	2-1	
	Asynchronous 50 kb/s data	2-2c	2-1	
	Power	2-2h	2-3	
	Synchronous multirate data	2-2a	2-1	
Multip	VF Signals	2-2a	2-1	
wump	MYTE accessories		3-11	
	Lice of extender boards	3-5a 2.5h	2 11	
	MXTE configuration	3-50	3-13	
	MUX circuit description	2-6h	2-28	
	Channel counter control and rese	1 - 2 - 6b(1)	2-28	
	Bit/channel counter	2-6b(2)	2-28	
	Bit counter decode	2-6b(3)	2-28	
	Channel counter decode	2-6b(4)	2-28	
	Data/voice enable	2-6b(5)	2-30	
	Zero suppressor	2-6b(6)	2-30	
	1 kHz digital tone generator	2-6b(7)	2-30	
	Voice/zero suppress/1 kHz tone			
MUX ·		2-6b(8)	2-30	
	Data/voice/frame MUX	2-6b(9)	2-30	
	OGA control circuit	2-6b(10)	2-32	
	Frame pattern generator	2-6b(11)	2-32	
	Activity monitor	2-6b(12)	2-32	
MUX o	circuit description	2-6b	2-28	
Multira	ate data module description	2-2d	2-1	
Multira	te data module strapping	3-3d	2-9	
Multira	ite synchronous data modules			
CITCI	at description:			
	I ransmit and receive interfaces	2-18a	2-59	
	Elastic buffers	2-180	2-59	
	Transmit and receive timing	2-180	2-59	
	Receive and transmit clock	2 1 9 2	2.60	
	Master reset circuit	2-100	2-60	
	Alarm circuits	2-10 0 2-18f	2-00	
Multira	Alam circuits	2-10/	2-02	
den	eral information	2-16	2-57	
Multira	ate synchronous data module-	2.10	2 01	
mai	or functions:			
	Data and clock input	2-17 <i>a</i>	2-57	
	Timing	2-17b	2-57	
	Data buffering	2-17c	2-57	
	Outputs	2-17d	2-59	
	0			
Officia	l nomenclature, multiplexer			
equ	pment	1-1	1-1	
Officia	I nomenclature, test equipment	3-4	3-11	
Oscillo	scope, basic instructions for			
use		3-2a	3-1	
	D			
	PCD circuit description 2.6f 2.42			
	nicult description	2-01	2-43	
	Serial to parallel converter	2-6 <i>f</i> (1)	2-43	
		2-0/(1)	2-70	

	Paragraph	Page
D-to-A converter	2-6 <i>f</i> (2)	2-43
Current driver	2-6 <i>f</i> (3)	2-43
Channel decode	2-6 <i>f</i> (4)	2-43
Output sample circuits	2-6 <i>f</i> (5)	2-44
Channel count decoder output	1	
select	2-6 <i>f</i> (6)	2-44
Channel count decoder select-	2-6 <i>f</i> (7)	2-44
Sample enable	2-6 <i>f</i> (8)	2-44
Signaling	2-6 <i>f</i> (9)	2-44
Fault monitor	2-6 <i>f</i> (10)	2-44
PCM circuit description	2-6 <i>a</i>	2-26
PCM description:		
Analog input multiplexer	2-6 <i>a</i> (1)	2-26
Sample and hold circuits	2-6 <i>a</i> (2)	2-26
A-D converter circuits	2-6 <i>a</i> (3)	2-26
P-S converters	2-6 <i>a</i> (4)	2-26
Conversion control logic	2-6 <i>a</i> (5)	2-26
Even/odd output control	2-6 <i>a</i> (6)	2-27
Output multiplexer	2-6 <i>a</i> (7)	2-27
Signaling control	2-6 <i>a</i> (8)	2-27
Zeroizers	2-6 <i>a</i> (9)	2-27
Fault monitor	2-6 <i>a</i> (10)	2-28
Performance tests (see testing,		
general support)		
Power control unit (see PWR SPLY		
unit)		
Power supply group-circuit		
description:		
AC input circuit	2-24 <i>a</i>	2-71
DC input circuit	2-24b	2-72
DC to DC converter	2-24c	2-72
Alarm monitor	2-24d	2-73
Power supply description	2-2h	2-3
Power supply group, disassembly	3-23	3-205
Power supply group-general		
information	2-22	2-69
Power supply group-major		
functions:		
AC input section	2-23a	2-71
DC input section	2-23b	2-71
DC-to-DC converter	2-23c	2-71
Alarm monitor	2-23d	2-71
Power supply group, testing:		
TRF unit	3-40	3-243
PWR SPLY unit	3-41	3-246
Power supply group, troubleshooting	:	
Alarm unit	3-19 <i>d</i>	3-182
DC converter unit	3-19 <i>c</i>	3-179
TRF3	3-19 <i>e</i>	3-185
Preemption of MXTF data channels		
(see maintenance setups and		
module strapping)		
_		
R	<i>.</i>	
RUVR circuit description	2-6d	2-37
ROVR unit circuit description-		
detail:		
78 ohm data receiver	2-6 <i>d</i> (1)	2-37
78 ohm clock receiver	2-6 <i>d</i> (2)	2-37
Bipolar receiver	2-6 <i>d</i> (3)	2-37
Bipolar clock recovery	2-6 <i>d</i> (4)	2-37
Bipolar data recover	2-6 <i>d</i> (5)	2-38

	Paragraph	Page
NRZ/bipolar MUX	2-6 <i>d</i> (6)	2-38
Loop MUX	2-6 <i>d</i> (7)	2-38
Loss of input detector	2-6 <i>d</i> (8)	2-38
Phase detector	2-6 <i>d</i> (9)	2-38
Loop filter	2-6 <i>d</i> (10)	2-39
24.704 MHz VCO	2-6 <i>d</i> (11)	2-39
Clock source select	2-6 <i>d</i> (12)	2-39
Clock divide chains	2-6 <i>d</i> (13)	2-39
Clock MUX	2-6 <i>d</i> (14)	2-39
FIFO	2-6 <i>d</i> (15)	2-39
FIFO latch control	2-6 <i>d</i> (16)	2-39
FIFO output control	2-6 <i>d</i> (17)	2-39
All ones/remote loop detector	2-6 <i>d</i> (18)	2-39
Frame search	2-6 <i>d</i> (19)	2-39
Fault detector	2-6 <i>d</i> (20)	2-39
78 ohm bal REC RCV CLK	(- /	
driver	2-6 <i>d</i> (21)	2-39
Rear assembly testing:	_ 00()	
Test equipment	3-42 <i>a</i>	3-250
Test conditions and connections	3-42b	3-250
Initial test equipment settings	3-420	3-250
Reference data	Appendix A	A-1
Related publications		Δ_1
Remote alarm detection (see		
DEMLIX)		
Pomoto alarm gaparation (see DM/P		
SFLI) Remete clarm transmission (acc		
MUX unit)		
kemoval, printed circuit components		
(See components, printed circuit		
Doards)	1 1	4 4
Repairable components	1-1	1-1
Repair and replacement:		
Removal of components from	0.05	0.007
Circuit boards	3-25a	3-207
Replacement of multilead com-	0.05/	0.044
ponents	3-250	3-211
Application of conformal coating -	3-250	3-211
Repair of damaged circuit boards	3-250	3-211
Replacement of select-in-test	0.05	0.044
resistors	3-25e	3-211
Repair, printed circuit boards	3-25a	3-207
Repair, wiring	3-25h	3-213
Resistance data	3-1 <i>a</i>	3-1
_		
S		
Scope of maintenance:		
Resistance data	3-1 <i>a</i>	3-1
Voltage data	3-1 <i>b</i>	3-1
Waveforms	3-1 <i>c</i>	3-1
Scope of manual	1-1	1-1
Select in test resistors (see compo-		
nents, removal/replacement,		
printed circuit boards, SIT		
resistors)		
Setups, maintenance	3-3	3-2
Signals, checking	3-2 <i>a</i>	3-1
SIT resistors, replacing	3-25 <i>e</i>	3-211
Standard maintenance instructions:		
Checking signals	3-2 <i>a</i>	3-1
Measuring resistance	3-2b	3-1
Checking TTL logic levels	3 - 2c	3-1

	Paragraph	Page
Measuring frequency	3-2d	3-2
Identification of modules/units	3-2e	3-2
Lamp conditions	3-2f	3-2
Storage, administrative	1-5	1-1
Strapping modules	3-3	3-2
erapping medalee	00	0 2
т		
Test equipment publications	Appendix A	A-1
Testing 0-20 kb/s data module:	, pponoment	
Test equipment	3-35 <i>a</i>	3-236
Initial equipment setup	3-356	3-236
Test procedure	3-350	3-236
Testing 50 kb/s data modules:		
Test equipment	3-36 <i>a</i>	3-236
Initial equipment setup	3-36b	3-237
Test procedure	3-36c	3-237
Testing BITE module:	0.000	0 _0.
Test equipment	3-38a	3-239
Initial equipment setup	3-38b	3-240
Test procedure	3-380	3-240
Testing DEMUX unit:	0.000	0 2 10
Test equipment	3-32a	3-225
Initial equipment setup	3-32h	3-226
Test procedure	3-320	3-226
Frame acquisition check	3-320(1)	3-226
Channel counter functions	3-320(7)	3-220
Remote alarm functions	3-320(3)	3-227
Rev PCM bus functions	-3.32c(4)	3-227
Testing multirate data module:	0-020(4)	5-221
Test equipment	3-37a	3-237
Initial equipment setup	3-37h	3-237
Test procedure	3-370	3-238
Testing MUX unit	0 07 0	0 200
Test equipment		3-216
Initial equipment setup	3-29h	3-217
Test procedure	3-290	3-217
Frame bit generator and data/	0 200	0 2 11
voice/frame MLIX	3-29c(1)	3-217
Channel counter	3-29c(2)	3-218
Data interleaving functions	3-29c(3)	3-218
1 kHz digital tone generator	3-29c(4)	3-218
Zero suppressor	3-29c(5)	3-218
OGA circuits	3-29c(6)	3-218
Activity monitor	3-29c(7)	3-219
Testing PCD unit	0 200(1)	0 210
Test equipment	3-33a	3-227
Initial equipment setup	3-33h	3-227
Test procedure	3-330	3-229
VF gain test	3-33(1)	3-229
Signaling test	3-33c(2)	3-229
Signal to quantizing noise	0 000(2)	0 220
test	3-33(3)	3-229
Cross talk test	3-33c(4)	3-230
Test point check	3-33c(5)	3-230
Fault monitor test	3-33 <i>c</i> (6)	3-231
Testing PCM unit	0.000(0)	0 201
Test equipment	3-282	3-215
Initial equipment setup	3-28h	3-215
Test procedures	3-28c	3-215
Input filters	3-28c(1)	3-215
	0 200(1)	0210

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2 INDEX-Continued

	Paragraph	Page
Odd and even group A to D		
converters	3-28 <i>c</i> (2)	3-215
Signaling control	3-28 <i>c</i> (3)	3-216
Fault monitor	3-28 <i>c</i> (4)	3-216
Testing power supply group	3-39	3-243
Testing PWR SPLY unit:		
Test equipment	3-41 <i>a</i>	3-246
Initial equipment setup	3-41 <i>b</i>	3-246
Test procedure	3-41 <i>c</i>	3-246
Testing RCVR unit:		
Test equipment	3-31 <i>a</i>	3-222
Initial equipment setup	3-31 <i>b</i>	3-222
Test procedure	3-31 <i>c</i>	3-224
MBS data circuits	3-31 <i>c</i> (1)	3-224
Loopback circuits	3-31 <i>c</i> (2)	3-224
Recovered clock functions	3-31 <i>C</i> (3)	3-224
Loss of input monitor	3-31 <i>C</i> (4)	3-224
Loss of clock monitor	3-31 <i>c</i> (S)	3-225
Bipolar receiver	3-31 <i>C</i> (6)	3-225
Clock recovery circuits	3-31C(7)	3-225
External loopback functions	3-31C(8)	3-225
Frame search innibit	3-310(9)	3-225
Testing the DRIVER unit.	2.20.0	2 240
I est equipment actup	2 206	2 210
Tost procedure	2 200	2 210
MPS clock functions	2 20 0(1)	2 2 2 1 3
EXT timing source receiver	3-300(1)	3-221
MBS clock out driver	3-300(2)	3-221
Master clock out driver	3-30c(3)	3-221
MBS data out driver	3-300(4)	3-222
Bipolar MBS DATA out		5-222
driver	3-30.0/6)	3-222
Loss of output detector	3-3000(0)	3-222
Fault monitor	3-30c(8)	3-222
Testing TRF unit:	0 000(0)	0 222
Test equipment	3-40 <i>a</i>	3-243
Initial equipment setup	3-40b	3-245
Test procedure	3-40 <i>c</i>	3-245
Testing VF module:		
Test equipment	3-34 <i>a</i>	3-231
Initial equipment setup	3-34b	3-231
Test procedure	3-34c	3-233
Tools and test equipment-general	3-4	3-11
Troubleshooting	3-6	3-13
Troubleshooting 0-20 kb/s data		
module:		
Tools and test equipment	3-15 <i>a</i>	3-138
Initial setup	3-15b	3-138
Fault location	3-15c	3-138
Troubleshooting 50 kb/s data		
module:		
Tools and test equipment	3-16 <i>a</i>	3-146
Initial equipment setup	3-16b	3-146
Fault location	3-16 <i>c</i>	3-146
Troubleshooting BITE:		
Tools and test equipment	3-18a	3-165
Initial equipment setup	3-18b	3-165
Fault location	3-18c	3-165
I roubleshooting DEMUX unit:	0.45	
I ools and test equipment	3-12a	3-98
Initial equipment setup	3-12b	3-98
Fault location	3-12 <i>c</i>	3-98

	Paragraph	Page
Troubleshooting DRIVER unit:	• .	•
Tools and test equipment	3-13 <i>a</i>	3-118
Initial equipment setup	3-13b	3-118
Fault location	3-130	3-118
Troubleshooting multirate data	0 100	0 110
modulo :		
Toolo and toot aquinment	2 170	2 456
loois and lest equipment	3-17a	3-150
	3-170	3-150
Fault location	3-17C	3-157
I roubleshooting MUX unit:		
I ools and test equipment	3-9 <i>a</i>	3-19
Initial equipment setup	3-9b	3-19
Fault location	3-9 <i>c</i>	3-19
Troubleshooting PCD unit:		
Tools and test equipment	3-13 <i>a</i>	3-118
Initial equipment setup	3-13b	3-118
Fault location	3-13 <i>c</i>	3-118
Troubleshooting PCM:		
Tools and test equipment	3-8 <i>a</i>	3-14
Initial equipment setup	3-86	3-14
Fault location	3-80	3-16
Troubleshooting RCVR unit:	3-7	0 10
Tools and test equipment	3-11 2	3-77
Initial aquipment actur	3-11a 2 116	0 77
Fault leastion	3-110	3-11
Fault location	3-110	3-11
roubleshooting VF module:		0 4 0 0
I ools and test equipment	3-14a	3-130
Initial equipment setup	3-14 <i>b</i>	3-130
	~	
Fault location	3-14c	3-130
Fault location	3-14 <i>c</i>	3-130
Fault location	3-14c	3-130
Fault location U Use of extender boards	3-14 <i>c</i> 3-4b	3-130 3-11
Fault location U Use of extender boards	3-14c 3-4b	3-130 3-11
Fault location U Use of extender boards V	3-14c 3-4b	3-130 3-11
Fault location U Use of extender boards V VF module circuit description:	3-14c 3-4b	3-130 3-11
Fault location U Use of extender boards V VF module circuit description: Transmit circuit	3-14c 3-4b 2-9a	3-130 3-11 2-46
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Receive circuit	3-14 <i>c</i> 3-4 <i>b</i> 2-9 <i>a</i> 2-9 <i>b</i>	3-130 3-11 2-46 2-47
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Receive circuit Transmit signaling	3-14c 3-4b 2-9a 2-9b 2-9c	3-130 3-11 2-46 2-47 2-47
Fault location U Use of extender boards V V VF module circuit description: Transmit circuit	3-14c 3-4b 2-9a 2-9b 2-9c 2-9d	3-130 3-11 2-46 2-47 2-47 2-47
Fault location U Use of extender boards V V VF module circuit description: Transmit circuit Receive circuit Receive signaling VF module description	3-14c 3-4b 2-9a 2-9b 2-9c 2-9d 2-2a	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-1
Fault location U Use of extender boards V V VF module circuit description: Transmit circuit Receive circuit Transmit signaling Receive signaling VF module description VF module-functional description:	3-14c 3-4b 2-9a 2-9b 2-9c 2-9d 2-2a	3-130 3-11 2-46 2-47 2-47 2-47 2-1
Fault location U Use of extender boards V V VF module circuit description: Transmit circuit Receive circuit Receive signaling VF module description VF module functional description: Transmit function	3-14c 3-4b 2-9a 2-9b 2-9c 2-9d 2-2a 2-8a	3-130 3-11 2-46 2-47 2-47 2-47 2-1 2-44
Fault location U Use of extender boards V V VF module circuit description: Transmit circuit Receive circuit Transmit signaling Receive signaling VF module description VF module description VF module-functional description: Transmit function Receive function	3-14c 3-4b 2-9a 2-9b 2-9d 2-2a 2-8a 2-8b	3-130 3-11 2-46 2-47 2-47 2-47 2-1 2-44 2-46
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Transmit signaling Transmit signaling VF module description	3-14 <i>c</i> 2-9 <i>a</i> 2-9 <i>b</i> 2-9 <i>c</i> 2-9 <i>d</i> 2-2 <i>a</i> 2-8 <i>a</i> 2-8 <i>b</i> 2-8 <i>b</i>	3-130 3-11 2-46 2-47 2-47 2-47 2-1 2-44 2-46 2-46
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Transmit signaling Receive circuit Transmit signaling VF module description VF module functional description: Transmit function Signaling function Signaling function	3-14 <i>c</i> 2-9 <i>a</i> 2-9 <i>b</i> 2-9 <i>c</i> 2-9 <i>d</i> 2-2 <i>a</i> 2-8 <i>a</i> 2-8 <i>b</i> 2-8 <i>c</i> 2-8 <i>c</i>	3-130 3-11 2-46 2-47 2-47 2-47 2-1 2-44 2-46 2-46 2-44
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Transmit signaling Receive circuit Transmit signaling Receive signaling VF module description VF module functional description: Transmit function Signaling function VF module-general VF module stranning	3-14 <i>c</i> 2-9 <i>a</i> 2-9 <i>b</i> 2-9 <i>d</i> 2-9 <i>d</i> 2-8 <i>a</i> 2-8 <i>b</i> 2-8 <i>b</i> 2-8 <i>c</i> 2-7 3-3 <i>b</i>	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-46 3-2
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Transmit signaling Receive circuit Transmit signaling Receive signaling VF module description VF module functional description: Transmit function Signaling function VF module strapping	3-14 <i>c</i> 2-9 <i>a</i> 2-9 <i>b</i> 2-9 <i>d</i> 2-9 <i>d</i> 2-8 <i>a</i> 2-8 <i>b</i> 2-8 <i>b</i> 2-8 <i>c</i> 2-7 3-3 <i>b</i>	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-46 2-44 3-2 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Receive circuit Transmit signaling Receive signaling VF module description VF module description VF module functional description: Transmit function Signaling function VF module-general VF module strapping Voltage data	3-14 <i>c</i> 2-9 <i>a</i> 2-9 <i>b</i> 2-9 <i>c</i> 2-9 <i>d</i> 2-2 <i>a</i> 2-8 <i>a</i> 2-8 <i>b</i> 2-8 <i>c</i> 2-7 3-3 <i>b</i> 3-1 <i>b</i>	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-44 3-2 3-1
Fault location U Use of extender boards V V VF module circuit description: Transmit circuit Receive circuit Transmit signaling Receive signaling VF module description VF module function	3-14 <i>c</i> 2-9 <i>a</i> 2-9 <i>b</i> 2-9 <i>c</i> 2-9 <i>d</i> 2-8 <i>a</i> 2-8 <i>b</i> 2-8 <i>b</i> 2-8 <i>c</i> 2-7 3-3 <i>b</i> 3-1 <i>b</i>	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-44 3-2 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Receive circuit Transmit signaling Receive signaling VF module description VF module functional description: Transmit function Signaling function VF module strapping Voltage data	3-14c 3-4b 2-9a 2-9b 2-9c 2-9d 2-8a 2-8a 2-8b 2-8c 2-7 3-3b 3-1b	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-46 2-44 3-2 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Receive circuit Transmit signaling Receive signaling VF module description VF module description VF module functional description: Transmit function Receive function Signaling function VF module strapping Voltage data W Waveforms	3-14 <i>c</i> 2-9 <i>a</i> 2-9 <i>b</i> 2-9 <i>c</i> 2-9 <i>d</i> 2-8 <i>a</i> 2-8 <i>b</i> 2-8 <i>b</i> 2-8 <i>c</i> 2-7 3-3 <i>b</i> 3-1 <i>b</i>	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-46 2-44 3-2 3-1 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Receive circuit Transmit signaling Receive signaling VF module description VF module functional description: Transmit function Signaling function VF module-general VF module strapping Voltage data W Waveforms	3-14c 2-9a 2-9b 2-9c 2-9d 2-8a 2-8b 2-8c 2-8c 2-7 3-3b 3-1b	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-46 2-44 3-2 3-1 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Receive circuit Transmit signaling Receive signaling VF module description VF module functional description: Transmit function Signaling function VF module general VF module strapping Voltage data W Waveforms	3-14c 2-9a 2-9b 2-9c 2-9d 2-8a 2-8b 2-8c 2-7 3-3b 3-1b	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-46 2-44 3-2 3-1 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Receive circuit Transmit signaling Receive signaling VF module description VF module strapping Voltage data W Waveforms Zero suppressor (see MUX unit)	3-14c 2-9a 2-9b 2-9c 2-9d 2-8a 2-8b 2-8c 2-8c 2-7 3-3b 3-1b	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-44 3-2 3-1 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Transmit signaling Receive circuit Transmit signaling VF module description VF module description VF module description VF module functional description: Transmit function Receive function Signaling function VF module strapping Voltage data W Waveforms Zero suppressor (see MUX unit) Zero suppressor, circuit description	3-14 <i>c</i> 2-9 <i>a</i> 2-9 <i>b</i> 2-9 <i>c</i> 2-9 <i>d</i> 2-8 <i>a</i> 2-8 <i>b</i> 2-8 <i>b</i> 2-8 <i>c</i> 2-8 <i>c</i> 2-7 3-3 <i>b</i> 3-1 <i>b</i>	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-44 3-2 3-1 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Transmit signaling Receive circuit Transmit signaling Receive signaling VF module description VF module description VF module functional description: Transmit function Receive function Signaling function VF module strapping Voltage data W Waveforms Zero suppressor (see MUX unit) Zero suppressor, circuit description (see MUX unit)	3-14 <i>c</i> 2-9 <i>a</i> 2-9 <i>b</i> 2-9 <i>c</i> 2-9 <i>d</i> 2-2 <i>a</i> 2-8 <i>a</i> 2-8 <i>b</i> 2-8 <i>b</i> 2-8 <i>c</i> 2-7 3-3 <i>b</i> 3-1 <i>b</i>	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-46 2-44 3-2 3-1 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Transmit signaling Receive circuit Transmit signaling Receive signaling VF module description VF module-functional description: Transmit function Receive function Signaling function VF module strapping Voltage data W Waveforms Zero suppressor (see MUX unit) Zero suppressor, circuit description (see MUX unit)	3-14c 2-9a 2-9b 2-9c 2-9d 2-8a 2-8b 2-8b 2-8c 2-7 3-3b 3-1b	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-44 3-2 3-1 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Transmit signaling Receive circuit Transmit signaling Receive signaling VF module description VF module description VF module functional description: Transmit function Receive function Signaling function VF module strapping Voltage data W Waveforms Zero suppressor (see MUX unit) Zero suppressor, circuit description (see MUX unit) Zero suppressor, circuit description (see MUX unit)	3-14c 2-9a 2-9b 2-9c 2-9d 2-8a 2-8a 2-8b 2-8c 2-8b 2-8c 2-7 3-3b 3-1b	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-46 2-44 3-2 3-1 3-1
Fault location U Use of extender boards V VF module circuit description: Transmit circuit Transmit signaling Receive circuit Transmit signaling Receive signaling VF module description VF module description VF module functional description: Transmit function Receive function Signaling function VF module strapping Voltage data VF Waveforms Zero suppressor (see MUX unit) Zero suppressor, circuit description (see MUX unit) 2 0-20 KBS data module description	3-14c 2-9a 2-9b 2-9c 2-9d 2-8a 2-8a 2-8b 2-8c 2-8b 2-8c 3-3b 3-1b 3-1c	3-130 3-11 2-46 2-47 2-47 2-47 2-47 2-47 2-47 2-47 2-46 2-46 2-46 2-46 2-44 3-2 3-1 3-1 3-1

P	aragraph	Page
0-20 KBS data module detailed		
description:		
Transmit interface circuitry	-2-12a	2-49
2-bit transitional encoder	-2-12b	2-49
Transmit elastic buffer	-2-12c	2-50
Bus driver circuitry	-2-12d	2-51
Transmit timing and control	-2-12e	2-51
Receive elastic buffer	-2-12f	2-51
2-bit transitional decoder	-2-12g	2-51
Receive interface	-2-12h	2-52
Receive timing and control	-2-12 <i>i</i>	2-52
Alarm circuitry	-2-12 <i>j</i>	2-52
0-20 kb/s data module-general	-2-10	2-48
0-20 kb/s data module-major		
functions:		
Transmit timing and control		
circuits	-2-11a	2-48
Receive data	-2-11b	2-48
Receive timing and control		
circuits	-2-11c	2-48
2-bit transitional coding/decoding	-2-11 <i>d</i>	2-48
0-20 kb/s and 50 kb/s data module		
strapping	-3-3 <i>c</i>	3-10

	Paragraph	Page
5		
50 kb/s data module-circuit		
description:		
Transmit data and clock		
_ interface	2-15a	2-54
Transmit elastic buffer and stuff		
_ control	2-15b	2-54
Transmit bus driver	2-15c	2-55
Receive buffer and destuff contro	ol2-15d	2-55
Clock recovery	2-15e	2-56
Receive clock and data interface	2-157	2-56
	2-15g	2-57
50 kb/s data module description	2-2c	2-1
50 kb/s data module-general	2-13	2-52
50 kb/s data module-major		
functions:	2 1 4 2	0 50
Stull control	2-14a 2 14b	2-00
Desiur control	2-140	2-00
Clock receiver	2-14C 2 14d	2-00
Data transfer rate	2-14u 2-14o	2-53
Frame format	2-140 2-1/1f	2-54
Monitor and alarm function	2-141 2-1/a	2-04
	<u>z</u> - i+y	2-04



COLOR CODE MARKING FOR COMPOSITION TYPE RESISTORS

COLOR-CODE MARKING FOR FILM-LADE RESISTORS

TABLE COLOR CODE FOR COMPOSITION TYPE AND FILM TYPE RESISTORS

BAND	A (BAN	рв	BAN	BAND C		AND D BAND E			
COLUR	FIRST SIGNIFICANT FIGJRE	COLOR	SECOND SIGNIFICANT FIGURE	COLOR	MULTIPL.ER	CULOR	RESISTANCE TOLERANCE (PERCENT)	COLOR	FAILURE RATE LEVEL	TERM
ACK	c	BLACK	Ð	BLACK	1			BROWN	M-LO	
OWN		BROWN		6RO AN	10			RED	P:0;	•
D	2	RED	2	RED	00			ORANGE	R:00-	
ANGE	3	ORANGE	3	ORANGE	1,000			YELLOW	\$ 0 00;	
LLOW	4	YELLOW	4	YELLOW	0,000	SILVER	10 (COMP	WHITE		SOLD-
							TYPE ONLY			ERABL
REEN	5	GREEN	5	GREEN	100,000	GOLD	<u>+</u> 5			
UE	6	8LUE	6	ALUF	1,000,000	RED	+ 2 (NOT AP-		1	ļ
3 1941	•	PURPLE	7				PLICABLE TO			
(VIOLET)		(V)CLET					ESTABLISHED			1
AAY .	8	GRAY	8	SILVER	0.91		RELIABILITY)			
HITE	9	WH: TE	9	GOLD	(·)					
MITE	9	WH: LE	9	60L ()	(·					

BAND A ... THE FIRST SIGNIFICANT FIGURE OF THE RESISTANCE VALUE (BANDS & THRU & SHALL BE OF EQUAL WIDTH)

- BAND B THE SECOND SIGNIFICANT FIGURE OF THE RESISTANCE VALUE
- BAND (-- THE MULTIPLIER LTHE MULTIPLIER IS THE FACTOR BY WHICH THE
- TWO SIGNIFICANT FIGURES ARE MULTIPLIED TO YIELD THE NOMINAL RESISTANCE VALUE /
- BAND & THE RESISTANCE TOLERANCE
- BAND F -- WHEN USED ON COMPOSITION RESISTORS. BAND E IND:CATES ESTABLISHED RELIABILITY FAILURE RATE LEVEL (PERCENT FAILURE PER JOB'S HOURS. ON FILM PESS TORS THIS BAND SHALL BE APPROXIMATELY "THES THE WOTH OF OTHER BANDS, AND INDICATES TYPE OF TERMINAL

RESISTANCES IDENTIFIED BY NUMBERS AND LETTERS (THESE ARE NOT COLOR CODED)

SOME RESISTORS ARE IDENTIFIED BY THREE OR FOUR DIGIT ALPHA NUMERIC DESIGNATORS THE LETTER R IS USED IN PLACE OF A DECIMAL POINT WHEN FRACTIONAL VALUES OF AN OHM ARE EXPRESSED FOR EXAMPLE

2R7 + 2 7 OHMU IORO + 10 0 OHMS

FOR WIRE - WOUND - TYPE RESISTORS COLOR CODING IS NOT USED, IDENTI-FICATION MARKING IS SPECIFIED IN EACH OF THE APPLICABLE SPECIFICATIONS

SXAMPLES OF COLOR CODING



NOMINAL RESISTANCE 3944 OHMS NOMINAL RESISTANCE 400 OHMS RED STANCE TOLERANCE 15% RESISTANCE TOLERSNOE 10% FAILURE RATE LEVEL N

COMPOSITION-TYPE Relations

RESISTANCE TOLERANCE 15% TERMINAL SOLDERABLE

FILM TYPE RESISTORS

- * IF BAND D IS CMUTTED THE RECORDER TO ERAMLE IS \$ 20% AND THE RESISTUP IS NOT MILESTD

A COLOR CODE MARKING FOR MELITARY STANDARD RESISTORS



COLOR CODING FOR TUBULAR ENCAPSULATED RF CHOKES AT A, AN EXAMPLE OF OF THE CODING FOR AN 82UH CHOKE IS GIVEN AT B, THE COLOR BANDS FOR A 330 UH INDUGTOR ARE ILLUSTRATED

COLOR	SIGNI- FICANT FIGURE	MULTIPLIER	INDUCTANCE TOLERANCE (PERCENT)
BLACK	0		
BROWN	1	10	1
RED	2	100	2
ORANGE	3	1,000	3
YELLOW	4		
GREEN	5		
BLUE	6		
VIOLET	7		
GRAY	8		
WHITE	9		
NONE	1		20
SILVER	1		10
GOLD	DECIMAL	POINT	5

-- MIL IDENTIFIER (BLACK DOT) - MIL IDENTIFIER (SILVER DOT) - I ST SIGNIFICANT FIGURE CIST SIGNIFICANT FIGURE - 2D SIGNIFICANT FIGURE - 20 SIGNIFICANT FIGURE বিষ্ণু FRONT \$ \$ MULTIPLIER CAPACITANCE TOLERANCE CHARACTERISTIC Q 0 DC WORKING VOLTAGE OPERATING TEMPERATURE L MULTIPLIER -VIBRATION GRADE L CAPACITANCE TOLERANCE 1222 - CHARACTERISTIC REAR PAPER - DIELECTRIC MICA - DIELECTRIC

CAPACITORS, FIXED, VARIOUS-DIELECTRICS, STYLES CM, CN, CY, AND CB.

CM

CN

TEMPERATURE COEFFICIENT - IST SIGNIFICANT FIGURE - 2D SIGNIFICANT FIGURE - MULTIPLIER CAPACITANCE TOLERANCE MIL IDENTIFIER (BLACK DOT)

AXIAL LEAD



- TEMPERATURE COEFFICIENT

READ

MULTIPLIER IS THE FACTOR BY WHICH THE TWO COLOR FIGURES ARE MULTIPLIED TO OBTAIN THE INDUCTANCE VALUE OF THE

8. COLOR CODE MARKING FOR MILITARY STANDARD INDUCTORS.

CHONE COIL

Figure FO-1. Color code marking for military standard inductors and capacitors

TABLE 3 - FOR USE WITH STYLES CM, CN, CY AND CB.



COLOR	MIL	IST SIG	2D 51G	MULTIPLIER	GAPA	TANC	ETOLE	RANCE	СНАЯ	ACTE	2 Ristic	DC WORKING VOLTAGE	OPERATING TEMP RANGE	VIBRATION GRADE
		FIG	FIG		CM	CN	CY	CB	CM	CN	C8	CM	CY, CM	CM
BLACK	CM,CY CB	0	0	1			±20%	±20%		A			-55° TO + 70° C	10-55 H Z
BROWN		ł	1	10				•	8	E	8			
RED	— —	2	2	100	<u>+</u> 2%		<u>+</u> 2%	<u>+</u> 2%	c	Γ			-55°70+85°C	·
ORANGE		3	3	1,000		±30%			D		0	300		
YELLOW		4	4	10,000					E			[-55° _{TO} H25°C	10-2,000Hz
GREEN		5	5		±5%				F			500		
BLUE		6	6									-	-55"TO +150"C	
PURPLE (VIOLET)		7	7											
GRAY		8	8											
WHITE	Γ	9	9											_
GOLD				01			±5%	±5%		Γ				
SILVER	CN			0.01	±10%	±10%	±10%	±10%						

.

TEMPERATURE COEFFICIENT

IST SIGNIFICANT FIGURE

CAPACITANCE TOLERANCE

----- 2D SIGNIFICANT FIGURE

MULTIPLIER

TABLE 4 - TEMPERATURE COMPENSATING, STYLE CC

					and the second second second second		_
TEMPERATURE		IST	20		CAPACITANCE	TOLERANCE	-
COLOR	COEFFICIENT	OEFFICIENT FIG. FIG.		MULTIPLIER	CAPACITANCES CAPACITANCE OVER 10 UUF 10 UUF OR LE		10
BLACK	0	.0	0	1		± 2.0 UUF	cc
BROWN	- 30	. +	1	10	<u>+</u> :%	•	
RED	- 80	2	2	100	±2%	±0.25 UUF	
ORANGE	- 150	3	3	1,000			
YELLOW	-220	4	4				
GREEN	-330	5	5		±5%	± 0.5 UUF	
BLUE	-470	6	6				
PURPLE (VIOLET)	- 750	7	7				
GRAY		8	8	0.01*			
WHITE		9	9	01*	±10%		
GOLD	+100			0.1		+1.0 UUF	
SILVER				0.0			

DISK - TYPE

FRONT

MIL IDENTIFIER

(BLACK DOT)

REAR

I THE MULTIPLICE IS THE NUMBER BY WHICH THE TWO SIGNIFICANT (SIG) FIGURES ARE MULTIPLIED TO OBTAIN THE CAPACITANCE IN UUF

- 2 LETTERS INDICATE THE CHARACTERISTICS DESIGNATED IN APPLICABLE SPECIFICATIONS MIL-C-5, MIL-C-250, MIL-C-112728, AND MIL-C-10950C RESPECTIVELY
- 3. LETTERS INDICATE THE TEMPERATURE RANGE AND VOLTAGE-TEMPERATURE LIMINTS DESIGNATED IN WIL-C-11015D
- 4 TEMPERATURE COEFFICIENT IN PARTS PER MILLION PER DEGREE CENTIGRADE
- * OPTIONAL CODING WHERE METALLIC PIGMENTS ARE UNDESIRABLE.

C. COLOR CODE MARKING FOR MILITARY STANDARD CAPACITORS.

MIL IDENTIFIER

(BLACK DOT)

RADIAL LEAD



Figure FO-2. PCM unit schematic (sheet 1 of 3).

EL2X B192

TP9 -0

TP8







NOTE 6 IC 45-2 Sheet 2



Figure FO-3. MUX unit schematic (sheet 1 of 3).

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

NOTES: UNLESS OTHERWISE SPECIFIED

1. ALL RESI STORS ARE IN OHMS. 1/4W, 5%. CARBON ALL CAPACITORS ARE IN MICROFARADS, 20%, 50V, CERAMIC



2. IC11A USED IN CONFIGURATION MUX04 ONLY WITH OF IC33B CONNECTED DIRECTLY TO IC458-4 AND THE 1C1 INPUT OF IC32 AS FOLLOWS :



- 3. E1 AND E2 USED IN CONFIGURATION MUX04 ONLY.
- 4. SYMBOL IDENTIFICATION:

 $\xrightarrow{} \text{CONNECTOR PIN:} \quad \begin{array}{l} \text{A = SOLDER SIDE} \\ \text{B = COMPONENT SIDE} \end{array}$

• TEST POINT

XXX FRONT PANEL NOMENCLATURE

- TA = TANITALUM

⊗-WIRING POINT

EL2X B195



Figure FO-3. MUX unit schematic (sheet 2 of 3).



Figure FO-3. MUX unit schematic (sheet 3 of 3).



Figure FO-3A. MUX unit schematic (sheet 3.1 of 3)



Figure FO-4. DRIVER unit schematic (sheet 1 of 6) DVR02.

NOTES UNLEESS OTHERWISE SPECIFIED

- 1. USE WITH ASSY 17460-010 AND 17465-010.
- 2. ALL RESISTORS IN OHMS, ±5%, 1/4W, CARBON, 3. ALL CAPACITORS ARE IN MICROFARADS ±20%, 50 V, CERAMIC.
- 4. ALL DIODES ARE IN4444. 5. SYMEBOL IDENTIFICATION:
- ITEST POINT \odot
- ⊗ ♥ WIRING POINT

 - DIGITAL GROUND

XXX FRONT PANEL NOMENCLATURE

6. SELECT IN TEST COMPONENTS, INITIAL VALUE SHOWN

EL2XB198



Figure FO-4. DRIVER unit schematic (sheet 2 of 6) DVR02.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2



Figure FO-4. Driver unit schematic (sheet 3 of 6) DVR02.



EL2X B201

Figure FO-4. DRIVER unit schematic (sheet 4 of 6) DVR04.

NOTES: UNLESS OTHERWISE SPECIFIED

L USE WITH ASSY 17460-010 & 17465-010

2. ALL RESISTORS IN OHMS, ±5%, 1/4W, CARBON

3. ALL CAVPACITORS ARE IN MICROFARADS, ±20%, 50V, CERAMIC

4. ALL DI(ODES ARE 1N4444

5. SYMBOL IDENTIFICATION:

ITEST POINT TERMINAL

WIRING POINT DIGITAL GROUND XXX FRONT PANEL NOMENCLATURE



Figure FO-4. DRIVER unit schematic (sheet 5 of 6) DVR04.



Figure FO-4A. DRIVER unit schematic (sheet 5.1 of 6) DVR04

Change 3



Figure FO-4. DRIVER unit schematic (sheet 6 of 6) DVR04.

ARMY TM11-5805-711-40 NAVY 0967-LP-593-4070 AIR FORCE T.O. 31W2-2FCC98-2





.

Figure FO-5. RCVR unit schematic (sheet 1 of 4)

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. ALL RESISTIORS ARE IN OHMS, 1/4W, 5%, CARBON All capacitors are in Microfards, 20%, 50V, ceramic All diodes; are 1N4444
- 2. VALUE FOR R63 IS: 560 OHMS F[°]Or RCVR06 430 OHMS F[°]Or RCVR08
- 3. VR5 IS AS SHOWN FOR CONFIGURATIONS RCVR06 AND RCVR08 FOR CONFIGURATIONS RCVR02 AND RCVR04. THE CIRCUIT IS ALTERED AS FOLLOWS:



4. THE REFERENCE DESIGNATIONS ON SHEETS 1 THROUGH 4 APPLY TO CONFIGURATIONS RCVR06 AND RCVR08 ONLY. THE RESPECTIVE REFERENCE DESIGNATORS FOR RCV02 AND RCV04 ARE AS FOLLOWS:

CR2

CR3

CR2

CR3

RCVR06* RCVR02 RCVR06* RCVR02 RCVR06* RCVR02 RCVR06 RCVR02 RCVR06 RICVR02 RCVR06* RCVR02 AND AND AND AIND AND AND AND AND AND AND AND AND RCVR08 R CVR04 RCVR08 RCVR04 RCVR08 RCVR04 RCVR08 RCVR04 RCVR08 RCVR04 RCVR08 RCVR04 R79 R80 C1 C34 R**46** R77 R46 C36 CR4 CR4 Ró R6 C1 C35 R47 R78 C2 C37 CR5 CR5 R7 R7 R47 C2
 R81
 R79

 R82
 R80

 R83
 R81

 R84
 R82

 R85
 B83

 R86
 R85

 R87
 R84

 R88
 R85

 R90
 R88

 R91
 R89

 R92
 R90

 R93
 R91

 R94
 R92

 R95
 R93

 R96
 R94

 R97
 R95

 R98
 R96

 R99
 R97

 R100
 R98

 R101
 R99

 VR1
 VR1

 VR2
 VR2
 C36 R48 C38 IC3 R8 R48 CR6 CR6 R8 C3 C4 C39 C61 CR7 CR7 R9 R49 R49 R9 C4 CR8 CR9 CR10 CR11 CR12 R50 C5 C40 C62 C37 C38 C56 C39 C40 R10 R50 CR8 R10 C5 CR9 CR10 R11 R11 R12 R51 R52 <u>,</u>C6 C41 R51 C6 C42 R12 R52 **C**7 C7 C43 CR11 CR12 R13 R14 R13 R14 R53 R54 R53 68 C8 63 C44 R54 C9 R15 R17 R18 C10 C11 C12 C13 C10 C13 C12 C14 CR13 CR14 R55 C45 CR13 CR14 CR15 CR16 CR17 CR18 R15 R55 R17 R18 R56 C46 C41 C63 C42 C43 C64 C44 C45 C71 C65 R56 CR15 CR16 CR17 CR18 C47 R57 R57 R20 R20 R21 R21 R22 R22 C48 R58 R59 R60 R61 R62 R58 R21 R22 R23 R24 C14 C49 R59 C50 R60 C15 C16 C17 C18 C20 C21 C51 CR19 CR20 R23 R24 R61 CR19 CR20 CR21 CR22 CR23 CR24 CR25 CR26 CR26 CR27 CR29 CR30 C52 R62 Ř25 C53 CR21 CR22 CR23 CR24 CR25 CR26 CR27 CR28 CR28 CR29 R25 R63 R64 R65 R66 R67 R63 C54 R64 R26 R26 R65 C55 C46 C66 C47 C67 C48 C49 C68 C69 R27 R27 C56 R66 R28 R29 C22 C23 C24 C25 C26 C27 C28 C29 C30 C31 C32 C33 C34 C35 R28 C57 R29 R67 R68 R69 R70 C58 R68 R30 R30 C59 R69 R31 R31 VR2 VR3 C60 R71 R32 R33 R32 VR3 R71 R72 R72 C61 R33 R70 VR5 VR5 & VR6 C62 E1 NOT USED R34 R34 с 28 с 29 C50 C51 R73 C63 R73 E2 E2 R35 R35 C64 R74 R100 R36 R36 B B C 30 C65 C52 C53 C54 C70 C55 R75 R74 R37 R37 RI R1 C66 C60 C31 C32 C33 R38 R38 R39 R39 R75 R2 R76 R2 C67 C68 R77 R78 R76 R3 R3 R101 R40 R40 R4 R4 C69 R41 R41 R42 R43 R5 R5 CRI CR1

R44 R44

R45 R45

5. SYMBOL IDENTIFICATION:

- ---- SIGNAL FLOW PATH
- 🛇 •. WIRING POINT
- TEST POINT XXX FRONT PANEL NOMENCLATURE
- D DIGITAL GROUND
- TA TANTALUM
- CMF= COATED NETAL FILM WW = WIRE WOUND
- **⊘** TERMINAL
- 6. STRAP SOLDERED IN PLACE AFTER MANUFACTURING TEST.

EL2X B204

► -5V-2

→ +12V-1

الا: ♦

► +2V

+12V-2

-> -12V-1

-O TP7 GND

→ -12V-2



Figure FO-5. RCVR unit schematic (sheet 2 of 4)



Figure FO-5. RCVR unit schematic (sheet 3 of 4



Figure FO-5. RCVR unit schematic (sheet 4 of 4)

EL2X.8207



Figure FO-6. DEMUX unit schematic (sheet 1 of 3).

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. USE WITH ASSY 17485-010 & 17480-010
- 2. ALL RESISTORS VALUES ARE IN OHMS, ±5% 1/4W
- 3. ALL CAPACITANCE VALUES ARE IN MICROFARADS ±20%, 50V
- 4. APPLIES TO CONFIGURATION DMX06 ONLY.
- 5. THE FOLLOWING CIRCUIT APPLIES TO CONFIGURATION DMX06 ONLY,



6. SYMBOL IDENTIFICATION:

- DIGITAL GROUND • TEST POINT - CONNECTOR PIN: A - SOLDER SIDE B - COMP SIDE XXX - FRONT PANEL NOMENCLATURE ◎ + TERMINAL
 - ♦ WIRE CONNECTION POINT

EL2X B208



Figure FO-6. DEMUX unit schematic (sheet 2 of 3).



Figure FO-6. DEMUX unit schematic (sheet 3 of 3).

).



Figure FO-7. PCD unit schematic (sheet 1 of 4).



Figure FO-7. PCD unit schematic (sheet 2 of 4).



SEE SH 2

Figure FO-7. PCD unit schematic (sheet 3 of 4).



TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2



Figure FO-7. PCD unit schematic (sheet 4 of 4).


Figure FO-8. VF. Module schematic.

NOTES: UNLESS OTHERWISE SPECIFIED



IC1 (SF380F) PIN 1 IS CONNECTED TO -5 V, PIN 8 2. IS CONNECTED TO DIGITAL GROUND

3. ALL 100 SERIES COMPONENTS ARE MOUNTED ON FRONT PANEL

4. SYMBOL IDENTIFICATION

- ANALOG GROUND
- DIGITAL GROUND
- -20- PC BOARD WIRING POINT
- (X) BIFURCATED TERMINAL
- 14 NORMALLY CLOSED RELAY CONTACTS
- 1x5 NORMALLY OPEN RELAY CONTACTS
- XXX FRONT PANEL NOMENCLATURE
- - A = CONDUCTOR SIDE B = COMPONENT SIDE

5. STRAPPING OPTIONS

OPTION	DESCRIPTION
A	INPUT LEVEL - 16 dBm
В	INPUT LEVEL – ÖdBm
C	OUTPUT LEVEL - 0 dBm
D1	CONTACT PROTECTION FOR N/O RELAY K2 CONTACTS
D2	CONTACT PROTECTION FOR N/C RELAY K2 CONTACTS (USED ONLY WITH OPTIONE)
Ε	E LEAD SIGNALING WITH ON HOOK - GND, OFF HOOK - BATTERY
W/OC	OUTP UT LEVEL +7 dBm
W <i>I</i> O E	E-LEAD SIGNALING WITH ON HOOK -OPEN, OFF HOOK - BATTERY





Figure FO-9. 0-20 Kb/s data module schematic (sheet 1 of 2).

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. RESISTORS ARE CARBON COMP, 1/8 W, 5% RESISTANCE IS IN OHMS CAPACITANCE IS IN MICROFARADS
- 2. THIS CIRCUIT APPLIES TO CONFIGURATION 20K04 ONLY, CONFIGURATION 20K02 IS AS FOLLOWS:





ASSY CONNECTOR PIN A - COMPONENT SIDE B - CONDUCTOR SIDE XXX FRONT PANEL NOMENCLATURE TEST POINT (OFF BOARD)

EL2X8216



Figure FO-9. 0-20 Kb/s data module schematic (sheet 2 of 2)



Figure FO-10. 0-50 Kb/s data module schematic (sheet 1 of 2).



8 XMT DATA

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. RESISTORS ARE 5.1 KOHMS, 1/8 W, ±5%, CARBON COMP RESISTANCE IS IN OHMS CAPACIOTORS ARE 0.01 UF, CK05 CAPACITANCE IS IN MICROFARADS
- 2. CR12 THROUGH CR13 USED IN CONFIGURATIONS 50K04 AND 50K06
- 3. USED IN CONFIGURATION 50K06 ONLY.
- 4. SYMBOL IDENTIFICATION
- DIGITAL GROUND

→ I8B ASSY CONNECTOR PIN

A - COMPONENT SIDE B - CONDUCTOR SIDE

ALARM →188

- XXX FRONT PANEL NOMENCLATURE
- IC7-I SHT 2 SHEET INTERCONNECT (LAST USED, B)
- TEST POINT (OFF BOARD)
- -& TEST POINT (ON BOARD)

B IC18-9 A IC7-1 SHT2



Figure FO-10. 0-50 Kb/s data module schematic (sheet 2 of 2).

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2



Figure FO-11. Multirate data module schematic (sheet 1 of 4).



Figure FO-11. Multirate data module schematic (sheet 2 of 4).

EL2X 8221



Figure FO-11. Multirate data module schematic (sheet 3 of 4).





Figure FO-11. Multirate data module schematic (sheet 4 of 4).



Figure FO-12. BITE Module schematic (sheet 1 of 3).

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. ALL 5% RESISTORS ARE 1/4 WATT CARBON ALL 1% RESISTORS ARE 1/10 WATT METAL FILM ALL OTHER RESISTORS ARE 0.3 WATT, 0.1% METAL FILM RESISTANCE IS IN OHMS ALL LEDS ARE 5082-4655 CAPACITANCE IS IN MICROFARADS, +10%, 100V ALL DIODES ARE IN 4150
- 2. ALL 200 SERIES COMPONENTS ARE MOUNTED ON THE FRONT PANEL ALL 0-99 SERIES COMPONENTS ARE ON BOARD ASSEMBLY PART NO 17165-010. ALL 100 SERIES COMPONENTS ARE ON BOARD ASSEMBLY PART NO. 17295-010,
- 3. THE -10V SOURCE CIRCUITRY USED IN CONFIGURATIONS BIDO2 AND BIDO4 ONLY.
- 4. USED IN CONFIGURATIONS BID04, BID06, AND BIDO8 ONLY.
- 5. USED IN CONFIGURATIONS BIA06 AND BIA08 ONLY.
- 6. THE ALARM BUS FROM IC145-3 IS USED IN CONFIGURATIONS BID04 AND BID06 ONLY.
- 7. SYMBOL IDENTIFICATION:

TA7 ANALOG GROUND ∇

DIGITAL GROUND

- P. W. BOARD WIRING POINTS. (4)
- XXX FRONT PANEL NOMENCLATURE
- S. I. T. . SELECT IN TEST COMPONENTS



Figure FO-12. BITE module schematic (sheet 2 of 3).



Figure FO-12. BITE module schematic (sheet 3 of 3).





Figure FO-13. PWR SPLY unit (dc converter assembly) schematic (sheet 1 of 3).



Figure FO-13. PWR SPLY unit (dc converter assembly) schematic (sheet 2 of 3).

DIGITAL RETURN -5V REGULATED

CABINET WIRING



Figure FO-13. PWR SPLY unit (dc converter assembly) schematic (sheet 3 of 3).



PMA02, PMA04, PMA06, PMA08, and PMA10.

NOTES: UNLESS OTHERWISE SPECIFIED

- 1. ALL RES ISTORS ARE IN OHMS, +5%, 1/ 4W ALL CAPAC ITORS ARE IN MICROFARADS ALL DIODES ARE IN4003 RELAY K7 IS AZ2530-045-2 RELAYS K1-K6, K8, & K9 ARE AZ2530-06-2 ALL TRANS ISTORS ARE 2N2222A DS1 IS 507-3951-1471-600 DS2, DS3 & DS4 ARE 507-3951-1475-600 DS5 IS 507-3951-1473-600
- 2. SYMBOL IDENTIFICATION SIGNAL FLOW PATH CONNECTOR PIN A - COMPONENT SIDE B - CIRCUIT SIDE

DIGITAL GROUND

S. I.T. SELECT IN TEST COMPONENTS

3. SELECT R53 SUCH THAT THE -38V SHORT CIRCUIT CURRENT IS 200 + 20 MA AT ROOM TEMPERATURE (240 + 5° C)

EL2X8230



PMA02, PMA04, PMA06, PMA08, and PMA10.

TM 11-5805-711-40/NAVELEX 0967-LP-593-4070/TO 31W2-2FCC98-2

→ P20-138 N/C CLOUT RK1 → P20-11B COM CLOUT RK1

→ P20-12B N/O CLOUT RK1

→ P44-7B N/C CFAULT RKZ

P44-9B COM CFAULT RKZ

P44-8B N/O CFAULT RKZ P44-7A N/C CLIN RK3 P44-9A COM CLIN RK3 P44-8A N/O CLIN RK3 P44-10B N/C CLL RK4 P44-12B COM CLL RK4 P44-11B N/O CLL RK4 P44-10A N/C CRL RK5 ▶ P44-12A COM CRL RK5 ▶ P44-11A N/O CRL RK5





Figure FO-14. PWR SPLY unit (monitor and alarm board) schematic (sheet 3 of 4) PMA12 and PMA14.

NOTES: UNLESS OTHERWISE SPECIFIED

ALL RESISTORS ARE IN OHMS, +5%, 1/4W
ALL CAPACITORS ARE IN MICROFARADS
ALL DIODES ARE IN4003
RELAY K7 IS AZ2530-045-2
RELAY K7 IS AZ2530-045-2
RELAY SK1-K6, K8, & K9 ARE AZ2530-06-2
ALL TRANS ISTORS ARE 2N2222A
DS1 IS 507-3951-1471-600
DS5 IS 507-3951-1473-600

2. SYMBOL IDENTIFICATION SIGNAL FLOW PATH CONNECTOR PIN B - CIRCUIT SIDE

DIGITAL GROUND

S. J.T. SELECT IN TEST COMPONENTS

3. SELECT R53 SUCH THAT THE -38V SHORT CIRCUIT CURRENT IS 200 +20 MA AT ROOM TEMPERATURE (240 ± 5° C)



Figure FO-14. PWR SPLY unit (monitor and alarm board) schematic (sheet 4 of 4) PMA12 and PMA14.

→ Р1-13В	J20-13B		P2-13B	(J44-13B)
→ P1-11B	J20-11B		P2-15B P2-14B	(J44-15B) (J44-14B)
→ P1-128	J20-12B		P1-10A P1-11A	(J20-10A) (J20-11A)
→ P2-7B	J44-7B		P1-9A P2-13A P2-15A	(J20-9A) (J44-13A) (J44-15A)
→ P2-9B	J44-9B		P2-14A	(J44-14A)
→ P2-8B → P2-7A	j44-8B j44-7A		P1-8A P1-7A	(J20-8A)CGA DELAY BUS (J20-7A)CGA DELAY BUS RET
\rightarrow P2-9A \rightarrow P2-8A	J44-9A J44-8A	E1	P1-18A P1-19A	(J20-18A) F LEAD RET (J20-19A) F LEAD
\rightarrow P2-10B P2-12B	J44-108 J44-128	B 0	P 1-20A	U20-20ATE LEAD
P2-10A	J44-118 J44-10A J44-124			
\rightarrow P2-11A	J44-11A			

C1 .1 UF

C3

AC EMI FILTER UNIT

CR-1

1A 200V

11

 $\overline{\mathcal{M}}$

C1

75

R4

39K ±5% 1/4W R1

\$ 115K ±1% 1/8W

R1 \$115K \$115K \$175 1/8W

_A1

C1 4500µf ____ 75

TRF UNIT SCHEMATIC DIAGRAM

CR - 1

1A 200V

4500 µ1 ⊥

. 1UF

500 V J

500 V J







By Order of the Secretaries of the Army, the Navy, and the Air Force:

Official:

ROBERT M. JOYCE Major General, United States Army The Adjutant General

E. C. MEYER General, United States Army Chief of Staff

H. D. ARNOLD Rear Admiral, United States Navy Commander, Naval Electronic Systems Command

> LEW ALLEN, JR. General, USAF Chief of Staff

Official:

BRYCE POE II General, USAF, Commander, Air Force Logistics Command Distribution: Active Army. HISA (Ft Monmouth) (15) USAINSCOM (2) COE (1) TSG (1) USAARENBD (1) DARCOM (1) TRADOC (2) OS Maj Comd (4) TECOM (2) USACC (4) MDW (1) Armies (2) Corps (2) Svc Colleges (1) USASIGS (5) USAADS (2) USAFAS (2) USAARMS (2) USAIS (2) NG: None. USAR: None.

USAES (2) USAICS (3) MAAG (1) USARMIS (1) USAERDAA (1) USAERDAW (1) Army Dep (1) except Ft Carson (5) Ft Gordon (10) Ft Gillem (10) Ft Richardson (CECOM Ofc) (2) SAAD (30) TOAD (14) SHAD (2) USA Dep (1) Sig Sec USA Dep (1) Units org under fol TOE: (2) 29-207 29-610

For explanation of abbreviations used see, AR 310-50.

☆ U.S. GOVERNMENT PRINTING OFFICE : 1995 0 - 388-421 (41006)

	\sim			RECOMMENDED CHANGES TO EQUIPMENT TECHNICAL PUBLICATIONS
$\overline{7}$		$\sum_{i=1}^{n}$		SOMETHING WRONG WITH THIS PUBLICATION?
			THEN DOPE AL FORM, C OUT, FO IN THE	JOT DOWN THE BOUT IT ON THIS AREFULLY TEAR IT LD IT AND DROP IT MAIL'
		e) `		10 July 1975
PUBLICA TM	TION NUME	BER 0-340-1	2	PUBLICATION DATE PUBLICATION TITLE 23 Jan 74 Radar Set AN/PRC-76
BE EXA	CT PIN-P	OINT WHE	REITIS	
PAGE NO	PARA- GRAPH	FIGURE	TABLE	IN THIS SPACE TELL WHAT IS WRONG AND WHAT SHOULD BE DONE ABOUT IT:
2-25	2-28			Recommend that the installation antenna alignment procedure be changed throughout to specify a 2° IFF antenna lag rather than 1°. REASON: Experience has shown that will only a 1° lag the antenna servo system is too sensitive to wind gusting in excess of 25 knots, and has a tendency to rapidly accelerate and decerrate as it hunts, causin strain to the drive train. Hereing is minimized by adjusting the lag to 2° without degradation of operation.
3-10	3-3		3-1	Item 5, Function column. Change "2 db" to "3db." REASON: The adjustment procedure the the TRANS POWER FAULT index calls for a 3 db (500 watts) adjust- ment to light the TRANS POWER FAULT indicator.
5-6	5-8	F03		Add new step f.1 to read, "Replace cover plate remove step e.1, above." READON: To replace the cover plate. Zone C 3. On J1-2, change "+24 VDC to "+5 VDC." REASON: This is the output line of the 5 VDC power supply. +24 VDC is the input voltage.
PRINTED I SSG DA 1 JU	I. M. D	e or Title DeSpiri 28-2	AND TELEPH tof PR AF	10NE NUMBER SIGN HERE 999-1776 Image: Sign HERE 1000 SEDITIONS P SIF YOUR OUTFIT WANTS TO KNOW ABOUT YOUR REOBSOLETE P SIF YOUR OUTFIT WANTS TO KNOW ABOUT YOUR

/

,

	RECOMM	ENDED CHAN	IGES TO	DEQUIPMENT TECHNICAL PUBLICATIONS
5.12		SOMET	NING	WRONG WITH THIS PUBLICATION?
	THENJOT D DOPE ABOUT I TORM. CAREFU TOUT, FOLL DROP IT IN TH	OWN THE T ON THIS ILLY TEAR O IT AND E MAIL.	FROM	(PRINT YOUR UNIT'S COMPLETE ADDRESS)
PUBLICATION NUMBER	40	PUBLICATION D	DATE	PUBLICATION TITLE Multiplexer Sets
IM 11-5005-711-		6 July 19	01	
PAGE PARA- FIGURE	TABLE AND WH	SPACE TELL WH	AT IS WI DONE A	RONG BOUT IT:
PRINTED NAME GRADE OR TITLE AND TE		Ī	SIGN HE	RÉ
•				
DA 1 JUL 79 2028-2	PREVIOUS E	DITIONS TE	P.S REC	IF YOUR OUTFIT WANTS TO KNOW ABOUT YO COMMENDATION MAKE A CARBON COPY OF TH

-

REVERSE OF DA FORM 2028-2

ł

1



Commander US Army Communications-Electronics Command ATTN: DRSEL-ME-MQ Fort Monmouth, New Jersey 07703

THE METRIC SYSTEM AND EQUIVALENTS

'NEAR MEASURE

. Centimeter = 10 Millimeters = 0.01 Meters = 0.3937 Inches

- 1 Meter = 100 Centimeters = 1000 Millimeters = 39.37 Inches
- 1 Kilometer = 1000 Meters = 0.621 Miles

VEIGHTS

Gram = 0.001 Kilograms = 1000 Milligrams = 0.035 Ounces 1 Kilogram = 1000 Grams = 2.2 lb.

1 Metric Ton = 1000 Kilograms = 1 Megagram = 1.1 Short Tons

LIQUID MEASURE

1 Milliliter = 0.001 Liters = 0.0338 Fluid Ounces

1 Liter = 1000 Milliliters = 33.82 Fluid Ounces

APPROXIMATE CONVERSION FACTORS

TO CHANGE	το	MULTIPLY BY
Inches	Centimeters	2 540
Feet	Matars	0 305
Vards	Motors	0.000
Miles	Kilomotora	1 600
Sauara Inchas	Square Continuatora	1.009 £ 451
Square Fact	Square Centimeters	
Square Verde	Square Meters	0.093
Square failus	Square Meters	0.836
	Square Kilometers	2.590
	Square Hectometers	0.405
	Cubic Meters	0.028
Cubic Yards	Cubic Meters	0.765
*Juid Ounces	Millihiters	
nts	Liters	0.473
arts	Liters	0.946
allons	Liters	3.785
Ounces	Grams	
Pounds	Kilograms	0.454
Short Tons	Metric Tons	0.907
Pound-Feet	Newton-Meters	1.356
Pounds per Square Inch	Kilopascals	6.895
Miles per Gallon	Kilometers per Liter	0.425
Miles per Hour	Kilometers per Hour	1 609
· · · · · · · · · · · · · · · · · · ·		
TO CHANGE	TO	MULTIPLY BY
TO CHANGE Centimeters	TO Inches	MULTIPLY BY
TO CHANGE Centimeters Meters.	TO Inches Feet	MULTIPLY BY 0.394 3.280
TO CHANGE Centimeters Meters Meters	TO Inches Feet Yards	MULTIPLY BY 0.394 3.280 1.094
TO CHANGE Centimeters Meters Kilometers	TO Inches Feet Yards Miles	MULTIPLY BY 0.394 3.280 1.094 0.621
TO CHANGE Centimeters Meters Meters Kilometers Square Centimeters	TO Inches Feet Yards Miles Square Inches	MULTIPLY BY 0.394 3.280 1.094 0.621 0.155
TO CHANGE Centimeters Meters Meters Kilometers Square Centimeters Square Meters	TO Inches Feet Yards Miles Square Inches Square Feet.	MULTIPLY BY 0.394 3.280 1.094 0.621 0.155 10.764
TO CHANGE Centimeters Meters Meters Kilometers Square Centimeters Square Meters Square Meters	TO Inches Feet Yards Miles Square Inches Square Feet Square Yards	MULTIPLY BY 0.394 3.280 1.094 0.621 0.155 10.764 1.196
TO CHANGE Centimeters Meters Meters Square Centimeters Square Meters Square Meters Square Meters Square Meters Square Meters Square Kilometers	IO Inches Feet Yards Miles Square Inches Square Feet Square Yards Square Miles	MULTIPLY BY 0.394 3.280 1.094 0.621 0.155 10.764 1.196 0.386
TO CHANGE Centimeters Meters. Meters. Square Centimeters Square Meters. Square Meters. Square Kilometers. Square Heters. Square Hectometers.	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcres	MULTIPLY BY
TO CHANGE Centimeters Meters. Meters. Square Centimeters Square Meters. Square Meters. Square Meters. Square Heters. Square Heters. Square Heters. Square Meters. Square Kilometers. Square Kilometers. Square Hectometers Square Hectometers Cubic Meters	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic Feet	MULTIPLY BY
TO CHANGE Centimeters Meters. Meters. Kilometers Square Centimeters Square Meters. Square Meters. Square Meters. Square Hectometers Square Hectometers Cubic Meters Cubic Meters	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic Yards	MULTIPLY BY
TO CHANGE Centimeters Meters Meters Kilometers Square Centimeters Square Meters Square Meters Square Meters Square Meters Square Hectometers Square Hectometers Cubic Meters Cubic Meters Milliliters	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic FeetCubic YardsFluid Ounces	MULTIPLY BY
TO CHANGECentimetersMetersMetersKilometersSquare CentimetersSquare MetersSquare MetersSquare KilometersSquare HectometersCubic MetersCubic MetersMillilitersLiters	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic YardsFluid OuncesPints	MULTIPLY BY
TO CHANGE Centimeters Meters Meters Square Centimeters Square Meters Square Kilometers Square Hectometers Cubic Meters Cubic Meters Milliliters Liters	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic YardsFluid OuncesPintsOuarts	MULTIPLY BY
TO CHANGE Centimeters Meters Meters Kilometers Square Centimeters Square Meters Square Meters Square Meters Square Meters Square Hectometers Cubic Meters Cubic Meters Milliliters Liters 'ers	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic YardsFluid OuncesPintsQuartsGallons	MULTIPLY BY
TO CHANGE Centimeters Meters Meters Square Centimeters Square Meters Square Hectometers Cubic Meters Cubic Meters Milliliters Liters Liters ms	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic YardsFluid OuncesPintsQuartsGallonsOunces	MULTIPLY BY
TO CHANGE Centimeters Meters Meters Square Centimeters Square Meters Square Hectometers Cubic Meters Cubic Meters Milliliters Liters iters ms ograms	TO Inches Feet Yards Miles Square Inches Square Feet Square Yards Square Miles. Acres Cubic Feet Cubic Feet Cubic Yards Fluid Ounces Pints. Quarts Gallons Ounces Pounds	MULTIPLY BY
TO CHANGE Centimeters Meters Meters Square Centimeters Square Meters Square Meters Square Meters Square Meters Square Meters Square Hectometers Cubic Meters Cubic Meters Milliliters Liters .ograms .ograms	IOInchesFeetYardsMilesSquare InchesSquare InchesSquare YardsSquare MilesAcresCubic FeetCubic YardsFluid OuncesPintsQuartsGallonsOuncesPoundsShort Tong	MULTIPLY BY 0.394
TO CHANGE Centimeters Meters. Meters. Kilometers Square Centimeters Square Meters. Square Hectometers Cubic Meters Cubic Meters Milliliters Liters. 'ers. .ms. .ograms Metric Tons. Newton-Meters	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic YardsFluid OuncesPintsQuartsGallonsOuncesPoundsShort TonsPounds	MULTIPLY BY 0.394
TO CHANGE Centimeters	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic YardsFluid OuncesPintsQuartsGallonsOuncesPoundsShort TonsPoundsPoundsPounds	MULTIPLY BY
TO CHANGE Centimeters	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic YardsFluid OuncesPintsQuartsGallonsOuncesPoundsShort TonsPounds per Square Inch	MULTIPLY BY
TO CHANGE Centimeters	IOInchesFeetYardsMilesSquare InchesSquare FeetSquare YardsSquare MilesAcresCubic FeetCubic YardsFluid OuncesPintsQuartsGallonsOuncesPoundsShort TonsPounds per Square InchMiles per Gallon	MULTIPLY BY

SQUARE MEASURE

1 Sq. Centimeter = 100 Sq. Millimeters = 0.155 Sq. Inches

1 Sq. Meter = 10,000 Sq. Centimeters = 10.76 Sq. Feet

1 Sq. Kilometer = 1,000,000 Sq. Meters = 0.386 Sq. Miles

CUBIC MEASURE

1 Cu. Centimeter = 1000 Cu. Millimeters = 0.06 Cu. Inches 1 Cu. Meter = 1,000,000 Cu. Centimeters = 35.31 Cu. Feet

TEMPERATURE

 $5/9(^{\circ}F - 32) = ^{\circ}C$

212° Fahrenheit is evuivalent to 100° Celsius

90° Fahrenheit is equivalent to 32.2° Celsius

32° Fahrenheit is equivalent to 0° Celsius

 $9/5C^{\circ} + 32 = {}^{\circ}F$



PIN: 049659-003